A multiple microprocessor simulator by Chapman, Donald Eugene
Retrospective Theses and Dissertations Iowa State University Capstones, Theses andDissertations
1977
A multiple microprocessor simulator
Donald Eugene Chapman
Iowa State University
Follow this and additional works at: https://lib.dr.iastate.edu/rtd
Part of the Electrical and Electronics Commons
This Dissertation is brought to you for free and open access by the Iowa State University Capstones, Theses and Dissertations at Iowa State University
Digital Repository. It has been accepted for inclusion in Retrospective Theses and Dissertations by an authorized administrator of Iowa State University
Digital Repository. For more information, please contact digirep@iastate.edu.
Recommended Citation
Chapman, Donald Eugene, "A multiple microprocessor simulator " (1977). Retrospective Theses and Dissertations. 5861.
https://lib.dr.iastate.edu/rtd/5861
INFORMATION TO USERS 
This material was produced from a microfilm copy of the original document While 
the most advanced technological means to photograph and reproduce this document 
have been used, the quality is heevily dependent ufton the quality of the original 
submitted. 
The follcvMng explanation of techniques is provided to help you understand 
markings or patterns which may appear on this reproduction. 
1.The sign or "target" for pages apparently lacking from the document 
photographed is "Missing Paga(s)". If it was possible to obtain the missing 
page(s) or section, they are spliced into the film along with adjacent peges. 
This may have necessitated cutting thru an image and duplicating adjacent 
pages to insure you complete continuity. 
2. When an image on the film is obliterated with a large round Week mark, it 
is an indication that the photographer suspected that the copy may have 
moved during exposure end thus cause e blurred image. You will find n 
good imege of the pege in the adjacent frame. 
3. When a map, drawing or chert, etc., was part of the materiel being 
photographed the photographer followed e definite method in 
"sectioning" the material. It is customary to begin photoing at the upper 
left hand comer of a lerge sheet end to continue photoing from left to 
right in equal sections with a small overiap. If necessary, sectioning is 
continued again - beginning below the first row and continuing on until 
complete. 
4. The majority of users indicate that the textual content is of greetest value, 
however, a somewhat higher quality reproduction could be made from 
"photographs" if essential to the understanding of the dissertation. Silver 
prints of "photographs" may be ordered at additional charge by writing 
the Order Department, giving the catalog number, title, author and 
specific pages you wish reproduced. 
5. PLEASE NOTE: Some peges may have indistinct print. Filmed as 
received. 
University Microfilms International 
300 North Zeeb Road 
Ann Arbor. Michigan 48106 USA 
St John's Road. Tyler's Green 
High Wycombe. Bucks. England HP10 8HR 
77t.25,975 
CHAPMAN, Donald Eugene, 1941-
A MULTIPLE MICROPROCESSOR 
SIMULATOR. 
Iowa State University, Ph.D., 1977 
Engineering, electronics and electrical 
Xerox University IMiCrOfilmS, Ann Artwr, Michigan 48106 
©1977 
DONALD EUGENE CHAPMAN 
All rights reserved 
A multiple microprocessor simulator 
by 
Donald Eugene Chapman 
A Dissertation Submitted to the 
Graduate Faculty in Partial Fulfillment of 
The Requirements for the Degree of 
DOCTOR OF PHILOSOPHY 
Major: Electrical Engineering 
Approved: 
In Charge of Major Work 
For the Graduate College 
Iowa State University 
Ames, Iowa 
1977 
Copyright @Donald Eugene Chapman, 1977. All rights reserved. 
Signature was redacted for privacy.
Signature was redacted for privacy.
Signature was redacted for privacy.
ii 
TABLE OF CONTENTS 
page 
I. INTRODUCTION 1 
II. REVIEW OF LITERATURE 4 
III. DESIGN OF THE SIMULATOR 8 
A. Desired Features 8 
B. Major Blocks of Programming 11 
1. Initialization 11 
2. Memory and systems definition 11 
3. I/O device and interface definition 13 
4. Control of simulation 14 
5. Check, fetch, update and decode 15 
6. Execution array 16 
7. Trace 18 
8. Fifteen utility subroutines 20 
IV., USERS MANUAL FOR THE SIMULATOR 23 
A. General Format of Input Cards 23 
B. Options for Simulation of a Single 23 
Microprocessor 
C. Format of Trace and Dump Listings 29 
D. Options for the Simulation of Multiple 30 
Microprocessor Systems 
V. EXAMPLE PROBLEM DESCRIPTION 32 
VI. CONCLUSIONS AND COMMENTS 38 
A. Summary 38 
B. General Performance 38 
ill 
page 
C. Features Not Included 40a 
D. Areas for Further Study 40b 
VII. BIBLIOGRAPHY 41 
VIII. ACKNOWLEDGEMENTS 42 
IX. APPENDIX A: EXAMPLE PROGRAM PRINTOUT 43 




In the development of digital systems technology the 
analysis emphasis has been shifting. In the small digital 
systems of several decades ago the emalysis emphasis was on 
study of circuits of electronic components. As digital sys­
tems increased in size, it became impractical to study them 
component by component and gate level analysis became neces­
sary. Subsequently, register transfer level analysis and 
then system level analysis were required to study the larger 
systems. The increasing size of digital systems created a 
need for computer design aid programs at all levels to carry 
out the complex problems of studying the relative timing of 
signals within the networks of logic devices. 
With the advent of large scale integration hardware tech­
nology has come the trend towards replacing large blocks of 
discrete logic devices with programmable microprocessors. The 
use of microprocessors can decrease costs and increase versa­
tility of many logic systems. However, the use of microproc­
essors does complicate systems design in that the response 
times of the logic depend upon both the hardware speed and the 
software programming efficiency. 
At the time this work was started, in early 1975, only a 
few computer-aided design tools were available for use in the 
designing of multi-microprocessor systems. The manufacturers 
of some of the microprocessors had made available a few 
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compilers, assemblers, cross-assemblers, and simulators for 
their particular products. As these programs were mostly 
proprietary, the information available cUaout them was primar­
ily in the form of users manuals or brief descriptions in the 
microprocessors' data books. The available software was in­
tended for use in designing single processor systems or sub­
systems. 
From its inception this work was aimed toward the problem 
of studying and designing systems constructed from several 
linked microprocessors rather than just single processors. 
With the declining prices and increased availability of micro­
processor hardware has come a proliferation of systems con­
structed of several microprocessors linked by hardware and 
software to form complex multiple microprocessor systems. 
With such a rich variety of choices available, the systems 
designer could use a simulation program to study alternative 
designs. 
The desirable simulator must allow simulation of systems 
in which a variety of linking techniques are used to couple 
the microprocessors. It should allow the simulation of sys­
tems utilizing processor hardware from several manufacturers 
in a unified system so that the designer can use the individ­
ual strengths of each of the available processors for the 
design of systems that have overall effectiveness. The origi­
nal contributions represented by this dissertation involve 
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generating a generalized multiple microprocessor simulation 
package with appropriate new constructs cuid then demonstrating 
that such a system cem be implemented in a viable way. 
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ZI. REVIEW OF LITERATURE 
Computer hardware and software simulation has been de­
scribed by Breuer (1) as predominantly being performed at 
five basic levels: 
1. System level 
2. Register transfer level 
3. Logic level 
4. Gate level 
5. Circuit level 
As noted, the objective of this work is to help bridge the gap 
between system level and register transfer level simulation 
for multi-microprocessor systems. 
System level simulation has been studied by many research­
ers. An example of systems modeling emd an extensive bibliog­
raphy is provided by MacDougall (2). NacDougall studies use 
of such simulation lemguages as GPSS and SIHSCRIPT which are 
oriented towards job, task and event level of simulation. 
Such simulations are used for the study of throughput, turna­
round, and other performance parameters of an overall comput­
ing system. 
An interesting systems level simulation study is provided 
by Katz (3) who models a dual direct coupled processor system 
of IBM 709X and 704X processors. Katz also simulates at the 
job, task and event levels of overall performance. Katz uses 
typical computer installation usage statistics to generate 
statistically representative job sets to be presented to the 
simulation program. To model the overhead caused by 
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conflicting demamds for device service in the dual processor 
system, Katz used data obtained by tracing the operation of 
the DCS direct coupled operating systan. 
Cheng (4) has done some systems level simulation in which 
he develops simulation models from data obtained from em event 
tracing of the system's performance. Cheng obtained statis­
tics for event analysis from an interrupt driven computer sys­
tem where any interrupt called a trace routine which recorded 
actual operating statistics on the occurrences of events with­
in the computer system. 
Simulation of computers or data processors at the regis­
ter transfer level has been studied for single processor sys­
tems quite extensively. Some early work in register transfer 
simulation of computers was done by Chu (5) through the use of 
his CDL (computer design language) and its associated software. 
Chu's simulator accepts user defined descriptions of register 
data transfers amd associated micro-instruction descriptions. 
His simulator is designed to accept data from the CDL transla­
tor, which translates the hardware descriptions into polish 
strings, tables and arrays. The simulator program itself is 
a five part program consisting of a Loader, Output Routine, 
Switch Routine, Simulative Routine, and a Reset Routine. The 
CDL language and simulator are intended to allow the user to 
study the functioning of a mono-processor. 
The software simulation of single-instruction-stream-
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multiple-data-stream computer was undertaken by Shore (6). In 
his work he simulates the AP (associative processor) of the 
Advanced Avionics Digital Computer (AADC). Shore's simulator 
performs a combination of assembly and simulation in the sense 
that it accepts mnemonic instruction codes and data and then 
provides a detailed trace of the execution of the program by 
the AP. His simulator makes no distinction between relative 
execution speeds of different instructions but rather treats 
each instruction as though it requires one unit of time. 
Host of the vendors of microprocessor hardware provide 
design support software aids for single processor systems 
using their particular products. The details of the struc­
tures of these design aid programs are somewhat obscured by 
the fact that the programs are mostly proprietary. A review 
of the currently available manufacturer vended software de­
sign tools is given by Watson (7). 
More recently Mueller and Johnson (8,9) have been studying 
generalized simulators designed to allow the simulation of any 
microprocessor. Their SIM/GEN program provides a "skeleton 
routine" which is a simulation program that is complete except 
for the constants defining the target machine. The user pro­
vides descriptions of the architectural dimensions of the tar­
get machine and also provides vertical microprograms describ­
ing each executable instruction of the target machine. The 
vertical microprograms are written in Mueller and Johnson's 
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IDL (instruction definition language) which provides 27 primi­
tive operators, ten basic operand designators, six relational 
operators for conditional statements, and the facility of de­
fining micro instruction subroutines. Their objective was to 
allow for generation of a simulator for a microprocessor with 
one-to-five-man-days of effort as opposed to a two-to-six-man-
month effort. 
The register transfer level simulators described eUaove 
all axe intended for use in simulating mono-processor systems: 
systems with only one CPU. It is the intention of this work 
to provide the systems designer with a software design aid 
which will allow him to study multiple linked microprocessor 
systems. The desired simulator should provide adequate trace 
information to allow for subsequent systems level modeling 
such as is described by Cheng (4). The target machine descrip­
tions are to be provided as vertical microprogramming in the 
PL/1 language. PL/1 was chosen for two reasons: it provides 
a rich variety of constructs and also is a widely know lan­
guage for which compilers and translators are readily avail­
able. 
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III. DESIGN OF THE SIMULATOR 
A. Desired Features 
To allow for machine independence, portability, and ease 
of development the simulator is written as one large PL/1 pro­
gram. The program will act upon user supplied data in a batch 
processing mode. The design of the program will allow for the 
simulation of any mix of eight bit sliced microprocessors; 
however, to maintain reasonable memory space requirements, the 
compiled version of the research simulator will be limited to 
the simulation of systems constructed from the Intel 8008, the 
Intel 8080, the Motorola 6800, and the Fairchild F8 microproc­
essors. 
The simulator must be able to properly carry out the 
transformations on register, memory, flag bit, and timing 
parameter values to correctly provide an observable descrip­
tion of the results of operations internal to the microproces­
sors being simulated. 
It would be highly desirable if the simulator could sim­
ulate true parallelism among several microprocessors in a 
system. There are some difficulties inherent in the proposi­
tion of simulation true parallelism. Perhaps the largest 
single impediment stems from the fact that the differently 
designed microprocessors have instruction cycles of varying 
length, and indeed, even a single microprocessor has instruc­
tions within its instruction set of varying lengths. To 
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truely simulate parallelism in a multiple processor environment 
would require programming the simulation to reflect each inter­
nal microcommand of each instruction of each processor. Since 
the designs of the microprocessors are proprietary, detailed 
information regarding the internal microcommamds was not avail­
able when this simulator was being written. The type of infor­
mation that was available was the macro results of each in­
struction execution. Thus, only something less than simula­
tion of true parallelism was possible. To subsitute for true 
parallelism an alternate mode of simulation was selected. The 
simulator program is designed to allow interleaved sequential 
processing where accurate timing information in hardware 
clock cycles is maintained. Through studying the clock timing 
values in the trace printout, the user can reconstruct the rel­
ative timing of instructions within the multiple processor 
environment. 
It is desirable that the simulator provide some means of 
simulating the interrupt nature of the microprocessors. This 
simulator does so through the use of the INTERRUPT option 
which forces the execution of the stacking operations and re­
start characteristics of the microprocessors. 
There are two predominant modes possible for linking 
multiple microprocessors. One mode is through use of shared 
memory or direct memory access. The other mode is through use 
of output port to input port programmed transfers, perhaps 
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through a small set of buffering registers. This simulator 
makes possible the simulation of systems utilizing one or 
both of these linking techniques. Some ingenuity on the part 
of the user is required through his use of the selected op­
tions available to him. Once again the user will need to 
study the clock timing parameter of the trace printout to 
assure that buffer overflows are avoided and to insure that 
congruence of information availability is maintained. 
The simulator program itself should be written in under­
standably sized blocks where possible. This simulator is 
written in seven major functional blocks and fifteen utility 
subroutines. One design criteria that was used, was to try 
and choose methods of coding processes that were related to 
the probable frequency of execution of the coding. An attempt 
was made to write frequently used code for fast execution and 
seldom used code for minimum program storage area. The sue-
cessfulness of this attempt is somewhat obscured by the ways 
in which the compiler might interpret the subject PL/1 code. 
Since potential users may be unfamiliar with the PL/1 
language, the simulator should be structured so that all 
errors are detected by the simulator itself. Preferably, the 
error messages should come from the simulator program rather 
than from the PL/1 language facility or the operating system 
of the host computer. For this reason the simulator program 
contains code to maintain checks upon subscript ranges and 
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similar details internal to the simulator program's structure. 
B. Major Blocks of Programming 
1. Initialization 
The first block of the simulator program serves the other 
blocks of the program in that it declares and initializes the 
variables and arrays used throughout the program. 
The arrays of timing, program counter increment, and 
alphanumeric mnemonics were initialized in the declaration 
statements in the hope that the compiler would therefore 
initialize the large arrays at compile and load time rather 
than generate run time code to do the initialization. The 
fate of this hope is buried somewhere in the particular way 
in which the compiler was written and is, of course, compiler 
dependent. To minimize storage requirements the variables 
were declared with the precision required by their possible 
range of values. In some cases the PL/1 compiler ignored the 
declared precision and specified a larger number of bits than 
were really required for the variables. Where possible, the 
variable labels were chosen to be abbreviated forms of the 
names descriptive of the function the variable performs with­
in the simulator code. 
2. Memory and systems definition 
This block of program allows for the initial loading of 
programs to the simulated memories, allows for the listing of 
the microprocessor memories, and allows for the storage of 
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memory values and register values to alternate protected 
areas in the simulator's memory area. 
The memory loading subroutine accepts lists of hexideci-
mal values which it stores into the simulated memory locations. 
The choice of hexidemical notation is somewhat restrictive; 
however, since it is more contact than binary or octal nota­
tions, it was chosen as the uniform notation for all input and 
output of data for machine and memory simulation. The only 
exception to the use of hexidecimal is in the case of the 
clock timing parameter of the trace which is in decimal nota­
tion for convenience. Since many systems in actual usage 
utilize a mix of random access and read only memory hardware, 
the memory definition option allows for one continuous area 
of memory to be defined as read only storage. The simulator 
makes a continuous check to detect any attempt to write to the 
read only portion of memory. Since two of the simulated 
microprocessors utilize random access memory to store pushdown 
stacks, the software fence sub-option was included to allow 
for continuous checking for overflow of the stack beyond its 
assigned area of memory. 
The memory listing subroutine was provided to allow the 
user to observe the contents of a portion of simulated memory 
without taking a full dump of the memory's contents. Since a 
full dump of memory requires many pages of printout, the user 
should be encouraged to use the memory listing option to 
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observe only the segment of memory that is of interest. 
The SWAP sub-block of program allows for the storage of 
current processor values, current memory values, and current 
input stream values into a protected area of the simulator 
program's memory area. Since the simulator program only sim­
ulates the execution of one microprocessor at a time, the user 
needs to be able to preserve the status of other microproces­
sors in the system during the time in which they are not being 
actively simulated. This protected area of memory is not 
accessible to the microprocessor being actively simulated. 
Subsequent swaps can trade the inactive parameters and active 
parameters between the accessible and inaccessible parts of 
the simulator's memory area. 
3. I/O device and interface definition 
This block of program allows for the definition of input 
devices and data, output devices, and first-in-first-out 
buffers. 
The PORT option allows the user to define input and out­
put devices. The input devices are defined by the device iden­
tifier value followed by a list of input values for that device. 
Output devices are defined, when necessary, by a list of device 
identifier values. To be consistent with other data input for­
mats for the simulator, the device and data values must be in 
hexidecimal notation. 
The FIFO option allows the user to define four device 
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identifier values to act as the inputs and outputs to two 
first-in-first-out buffers. These buffers are maintained by 
the simulator program. They are intended particularly for 
use in the simulation of output to input programmed linking of 
two microprocessors within a system. They may also be used to 
define first-in-first-out hardware parts connected to the 
ports of a single microprocessor. 
4. Control of simulation 
Once the microprocessor's program has been loaded to mem­
ory and the input data has been predefined, the user can insti 
tute the start of the simulation process. The simulator pro­
vides two mechanisms for starting or resuming the simulated 
execution of instructions. These mechanisms are provided by 
the PROCESSOR and the INTERRPUT options. 
The PROCESSOR option card is used to define which partic­
ular model of microprocessor is to be simulated. Also the 
user may specify sub-options for; a starting address, a 
breakpoint address, a reset of the clock counter, an upper 
limit for the clock counter, trace printout limitations, and 
a post execution dump of memory. Data cards may follow the 
PROCESSOR card to provide the values for parameters specified 
as sub-options. 
When the simulation process has halted, the user may 
cause the simulation to be restarted through the use of an­
other PROCESSOR call or through the use of the INTERRUPT 
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option. 
The INTERRUPT option restarts the simulation in the memner 
that the microprocessor would respond to a hardware interrupt. 
Stack pushes, input of interrupt vectors and all similar activ­
ity is initiated by the interrupt sub-block of simulator pro­
gramming. The INTERRUPT option allows the user to simulate 
the interrupt nature of the microprocessors' structures. It 
also allows most of the control sub-options available to the 
PROCESSOR option. 
Both of these options initiate the perpetual cycle of 
the remaining blocks of programming. The loop in programming 
includes: checking for halt conditions, fetching and decoding 
the new instructions, updating the timer and program counters, 
executing the instruction, and listing the trace of the in­
struction executed. 
5. Check, fetch, update, and decode 
This block of the simulator program first checks to see 
whether conditions have arisen during simulation that require 
termination of simulation. If termination is indicated, the 
simulator returns to scan the user's cards for more control 
options. If simulation is to continue, the next instruction's 
operation code is fetched from the simulated memory. Through 
the use of table lookups, the number of clock cycles required 
to execute the new instruction and the number of memory bytes 
of instruction are found and are added to the clock counter 
and the program counter to update these parameters. 
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The nature of the decoding process was largely dictated 
by the design of the block of progrcua which simulates the 
execution of the instructions. Since invalid operations codes, 
as well as valid ones must be dealt with, the eight bit opera­
tions codes for the four different models of microprocessors 
require the simulation of 1024 instruction possibilities. It 
was felt that the simulation of each instruction execution 
could not be done through use of subroutine calls because the 
compiler would have to generate code to link each call state­
ment. Since 1024 instruction cases needed to be simulated, 
the subroutine linking code would have made the simulator pro­
gram unnecessarily large. The GO TO statement using the label 
array feature of the PL/1 language was chosen as a more com­
pact way to perform the decoding function. This, along with 
the multiple label feature, allows for more compact coding and 
in some cases allows for sharing of code among similar simu­
lated instructions. 
6. Execution array 
This block of programming is tailored to simulate the 
execution of the instructions for the chosen microprocessors. 
If an alternate choice of microprocessors is desired, then 
this segment of the subject code could be replaced in part to 
simulate other microprocessors. The structure of the execu­
tion code is that of an array of sub programs. As was de­
scribed earlier, the GO TO LABEL ARRAY feature of the PL/1 
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language was chosen as the decoding mechanism. This creates 0 
1024 way branch in control to the sub-blocks of the array of 
the groups of instructions that simulate the execution of each 
of the instructions. These sub-blocks of program, through use 
of the fifteen common utility subroutines, carry out the opera­
tions on the register values necessary to simulate the execu­
tion of the current instruction. These sub-blocks of program 
also operate on the flag bits and pass information to the 
trace routine to generate correct post execution values in the 
trace listing. The memuals for the microprocessors (10,11,12, 
13) were consulted in detail and PL/1 statements were written 
to simulate each individual instruction. 
Where feasible, the multiple label facility of the PL/1 
language was used to allow similar instructions to utilize in 
common some of the simulation program statements in order to 
help minimize the size of the simulator program. Perhaps the 
best example of this common usage occurred in the handling of 
operations codes that are not valid for executable instruc­
tions. Among the 1024 possible operations codes, 81 are for 
undefined operations. These 81 cases utilize a single sub-
block of programming to generate an error message informing 
the user that the processor has encountered an invalid opera­
tions code. Also, because of the similarity between the Intel 
8008 and the Intel 8080 microprocessors, there is an overlap 
of better than eighty percent in their shared usage of execu­
tion code. 
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Where possible, the multiple statement per card feature 
of PL/1 was used to help maintain integrity of the subject 
deck. If the statements of one sub-block of the array of sub 
programs are on one or a few cards, then the subject deck is 
less susceptible to disruption if the cards are accidently 
disordered. When a PL/1 program of 3679 statements was being 
debugged, this order independence of the deck proved to be 
valuable. 
7. Trace 
The purpose of a simulator is to give the designer a view 
of what is happening in the processor as it attempts to exe­
cute his programming. The worth of a simulator is most accu­
rately evaluated from the usefulness of the trace information 
it provides. The trace must give the user a good view of what 
is happening in the registers of the processor. 
The trace generation routine lists the data in all of the 
active registers of the processor, along with the clock, flag 
bits, and a mnemonic operation code for each simulated execu­
tion of an instruction. This listing gives the user a clear 
picture of what has happened during the simulated execution of 
each instruction. Since hexidecimal notation was chosen for 
all input and output to the simulated system, the values in 
the registers can be represented in fairly compact form. The 
compactness allows for the listing of all of the active regis­
ters on one line of trace printout. It was felt that, during 
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use of the simulator for debugging software, the full printout 
of all registers would save the user the cost of additional 
runs of the progreuns. All of the internal parameters cure 
always available for each traced instruction execution. 
Since the user tends to develop working software one 
block at a time, is seemed desirable to give the user the 
cUaility to suppress the bulk of trace information during sim­
ulated execution of segments of program that have been tested 
and are known to be satisfactory. To allow the user control 
over the amount of trace printout it was deemed necessary to 
include a breakpoint facility. A multiple breakpoint capabil­
ity would have been desirable but would have required a scan 
of a list of breakpoints upon the simulated execution of each 
instruction. This list scanning would have required more 
memory space for the simulator object code and would have also 
decreased the speed of simulation. Thus, a single breakpoint 
capability was chosen. Through the use of the STOP sub-option, 
the user can halt simulation at any instruction and is then 
given a choice of the trace detail upon restarting the simu­
lation. The choices available are: listing of only input and 
output related instructions, listing of both input-output and 
instructions which cause non-sequential changes in the program 
counter, or the default of complete trace listings. These 
choices are allowed through the use of the I/O, BRANCH, or 
JUMP sub-options. Once the user has requested suppression of 
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some of the trace printout, that request remains valid until 
the processing stops, perhaps at a breakpoint. 
Of course, headings are printed above each column of the 
trace printout to identify the parameter being listed in the 
columns. The headings are always printed upon initiation of 
execution and are also printed for every two pages of trace 
listing. The accessibility of the headings information makes 
the trace data more easily understandable. 
8. Fifteen utility subroutines 
Where feasible, common processes were programmed as sub­
routines so that the overall memory space requirements for the 
simulator program could be kept within the space available 
in the host processor. A total of fifteen subroutines were 
written. 
The FETCH subroutine accesses the simulated memory for 
one byte of data and checks for memory boundary errors. 
The STORE subroutine checks for read-only-memory bound­
aries and then stores one byte of data to the simulated memory. 
The DUMP subroutine is used to list the contents of 
portions of memory, providing a column of address values for 
reference. 
The HEADINGS subroutine is called to generate the proper 
column headings during listing of a simulation trace. 
The SCRATCH subroutine lists the contents of a simulated 
Fairchild F8 microprocessor's scratchpad memory. 
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The HEXIN subroutine reads hexidecimal notation values 
and converts them to binary integer form for internal host 
processor usage. 
The TOHEX subroutine converts binary integers to alpha­
numeric hexidecimal foirm for output listing purposes. 
The FIFO subroutine handles the input and output of data 
to the simulated first-in-first-out files provided by the 
simulator. 
The ADD subroutine simulates the binary addition process 
and also adjusts the condition flags of the simulated micro­
processors. 
The LFLAGS subroutine conçûtes the condition flags of the 
Intel 8008 and 8080 for the post execution conditions after a 
logical operation. 
The TELIN subroutine extracts the consecutive data values 
from the input data provided by the user and supplies these 
values upon the execution of an input instruction. 
The PUSH subroutine simulates the processes of maintain­
ing a pushdown stack in simulated memory. It checks for 
boundary overflows whenever a software fence has been defined. 
It also checks for overflow into the low end of memory for the 
Intel microprocessors and warns the user if a stack push has 
invaded the portion of memory normally accessed by executions 
of RST instructions. 
The POP subroutine simulates the process of popping data 
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from a pushdown stack maintained in memory. 
The DNK subroutine carries out simulation of decrementing 
êuid incrementing the Indirect Scratchpad Address Register when 
a Fairchild F8 microprocessor is being simulated. 
The DECIN subroutine converts alphanumeric decimal input 
values to binary integer form for use by the simulator. 
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IV. USERS MANUAL FOR THE SIMULATOR 
A. General Format for Input Cards 
The simulator program expects to find two kinds of cards 
in the input deck, options cards and data cards. Options 
cards are alphcmumeric cards that control the operations of 
the simulator. Data cards provide two types of information to 
the simulation process. One use of data cards is to provide 
numerical control values for the options cards immediately 
following the options cards. The other use of data cards is 
to provide numerical data for memory and input values for the 
microprocessor being simulated. 
Options cards all start with an asterisk (*) in column 
one and have an option name followed by optional sub-option 
names. 
Data cards follow their associated options cards in the 
deck. Data items are predominantly hexidecimal numeric values 
terminated by commas and several may be on one card. The last 
data item on a card should be terminated with a semicolon. 
Comments may be placed on the card following the semicolon. 
The last data card in a set of data cards should generally 
terminate with a period to indicate the end of that set of 
data. 
B. Options for Simulation of a Single Microprocessor 
There are five major options intended for use in 
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The MEMORY option is used to allow an initial program 
loading of the simulated memory. There are four optional sub-





The SIZE sub-option allows the memory size in bytes to be 
specified as a hexidecimal value. The default size is 256 
bytes and the maximum size is 65536 bytes. 
The ROM sub-option allows one contiguous section of mem­
ory to be treated as read-only-memory. The simulator will 
flag any attempt to write to a memory location specified to be 
read-only-memory. The ROM sub-option requires hexidecimal 
starting and ending addresses for the read only segment of 
memory. 
The FENCE sub-option allows a part of the lower end of 
memory locations to be protected from stack overflows. As the 
simulation proceeds, all stack pushes are checked and as the 
fence is approached, warnings are issued. An attempt by the 
microprocessor to stack below the fence boundary will cause a 
halt in the simulation. 
The DUMP sub-option causes a post execution listing of 
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the contents of simulated memory. This sub-option should only 
be used when memory size is small. If memory size is large, 
the LIST option should be used to get a listing of only the 
desired portion of memory. 
The MEMORY option card should be followed first by data 
cards providing values to the sub-option selected. These 
values must appear in the order in which they are listed above. 
Then the memory load data must be listed in the deck. The 
data set must contain lists of data values to be loaded into 
consecutive memory locations. Starting addresses for the 
lists may be included in the lists but they must be terminated 
with a semicolon. The data set must be terminated with a card 
starting with a period. 
The LIST option allows for listing of the hexidecimal 
values in the bytes of simulated memory. The LIST option re­
quires a data card to provide starting and ending addresses 
for the listing as hexidecimal addresses. As the list is 
printed, the read only bytes of memory are flagged with aster­
isks and the fence location is flagged with a verticle bar. 
The PORT option allows for the definition of input and 
output ports on the simulated microprocessor and allows for 
the definition of the input data streams for input ports. The 
PORT option must have either or both of the sub-options: 
IN 
OUT 
If both IN and OUT are specified on the PORT card, the input 
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data cards are expected to precede the output definition cards. 
The data cards for the IN sub-option can specify the in­
put device with a hexidecimal value terminated by a colon. 
Subsequent hexidecimal values will be used as the input stream 
for that specified device. Additional devices may be speci­
fied by subsequent values terminated by colons and followed by 
the appropriate input stream values. The last data item in 
the input data set should be terminated with a period. 
The OUT sub-option requires hexidecimal device identi­
fiers terminated with colons. Several of these may be in­
cluded per card. The identifier data set must be terminated 
with a period following the last colon. Comments can follow 
the period. 
The PROCESSOR option specifies which model of micro­
processor is to be simulated and starts the simulation. It 
also specifies breakpoint and time limit conditions. It must 
be preceded by use of the MEMORY option so that the program 
for the microprocessor is already in the memory. The PROCES­














One of the 8008, 8080, 6800, or F8 sub-options must be 
specified so that the program will simulate the proper model 
of microprocessor. 
The START sub-option allows a hexidecimal address value 
to be specified as the starting address for the microprocessor 
simulated execution. 
The STOP sub-option allows a hexidecimal address value 
to be specified as a breakpoint. If the simulated microproc­
essor's program counter becomes equal to this value, the sim­
ulation of execution is halted prior to execution of the in­
struction at this specified address. 
The TIMELINIT sub-option allows a decimal value to be 
specified as a limiting value on the number of microprocessor 
clock cycles during which simulated execution will be allowed. 
When the clock counter becomes greater than or equal to this 
value, the simulation is halted. If simulation is to be re­
started, the time limit may need to be respecified or the 
clock counter may need to be reset. 
The RESET sub-option caused the clock cycle counter to be 
reset to zero. 
The BRANCH or JUMP sub-options cause the trace listing of 
the simulation to include only non-sequential instructions and 
input or output instructions. 
The I/O sub-option causes the trace listing of the sim­
ulation to include only instructions which involve input or 
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output of data for the microprocessor being simulated. 
The SCRATCH sub-option is used specifically during Fair-
child F8 microprocessor simulation. It causes the contents 
of the F8's scratchpad memory to be listed after every 32 
lines of trace printout and upon memory dump. 
The DUMP sub-option should only be used when memory size 
is small. It causes the complete contents of memory to be 
listed upon termination of simulation. If memory size is 
large, the LIST option should be used to get a printout of the 
contents of only the desired segment of memory. 
The INTERRUPT option permits restarting of simulation in 
the manner of an interrupt. It is intended to be used to re­
start the simulation process after some anticipated halt, 













The 8008, 8080, 6800, and F8 sub-options allow the option­
al redefinition of the model of processor being simulated. 
The other sub-options have the same functions defined for them 
for use with the PROCESSOR option. Data cards should follow 
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the INTERRUPT card to provide parameters for the sub-options 
and also to provide the simulated microprocessor with interrupt 
vectors of data as required. 
C. Format of Trace cuid Dump Listings 
The full trace listing is presented with one line of 
printout for each executed instruction. The first column of 
the printout gives the decimal value of the clock cycle 
counter. All of the other values in the trace printout are in 
hexidecimal notation. The remainder of the line is used to 
list post execution values for all of the programmer acces­
sible registers, pointers, euid flag bits. Following the reg­
ister values is the alphanumeric mnemonic used by the manu­
facturer to describe the instruction executed. If input or 
output operations are performed by the instruction, the post 
identifier and data value are listed at the far right of the 
line. All of the columns of the trace listings are labeled 
with headings for every two pages of trace printout. 
The memory dump listings utilize hexidecimal notation for 
all values. The first column of the line gives the address 
for the first data value on the line. Subsequent values are 
listed in the sequence in which they occur in memory. If the 
processor has been defined to be the F8 and if the SCRATCH 
sub-option is in force, then the dump will be followed by a 
listing of the simulated F8's scratchpad memory. 
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D. Options For the Simulation of Multiple 
Microprocessor Systems 
The simulator can be used to simulate several processors 
in an interleaved sequential mode. That is to say that simu­
lation of one microprocessor can be.allowed to continue for a 
while êind then simulation of another microprocessor can be 
allowed to continue for a while. By switching back and forth 
among processors the operation of the system as a whole can 
be studied. Attention must be paid to the relative timing 
through study of the clock cycle counter values at the times 
of processor interactions. To facilitate the process of 
switching back and forth among processors, the simulator has 
two options tailored to ease the process. 
The SWAP option swaps all of the active registers and 
flag bits of the current microprocessor to an alternate pro­
tected area of the simulator's storage space. In addition, the 
SWAP option provides the following sub-options: 
MEMORY 
PORT 
The MEMORY sub-option is used in systems where two proc­
essors do not share memory space. This sub-option causes the 
memory values to be swapped with an alternate protected stor­
age space. 
The PORT sub-option allows for the microprocessors to 
have separately defined input devices. This sub-option causes 
the input data stream definitions to be swapped with an 
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alternate protected area of the simulator's storage space. 
The FIFO option allows the user to define two first-in-
first-out buffers to simulate output port to input port link­
ing of microprocessors. The FIFO option requires four data 
values to define the microprocessor ports to be linked by the 
two first-in-first-out files. The first value is interpreted 
to be the output port identifier for the processor connected 
to the input of the file. The second value is interpreted to 
be the input port identifier for the processor connected to 
the output of the file. The next two values similarly define 
the input and output for the second file. Both files must be 
defined; however, the second file can be supplied with dummy 
values as parameters if it is not to be used. 
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V. EXAMPLE PROBLEM DESCRIPTION 
Appendix A provides a simulator printout for one run that 
might occur in the process of using the simulator to investi­
gate a simple dual processor system. The dual processor sys­
tem to be designed is to be used to improve the reliability of 
data communications over a data channel. The proposed system 
uses an Intel 8080 at the transmitter site to encode the data 
for error correction, and a Motorola 6800 at the receiver site 
to perform error correction decoding to reconstruct the orig­
inal data. For investigative purposes the data channel itself 
is modeled using the FIFO simulator option to simulate output 
port to input port linking of the processors through the 
channel. 
The error coding technique chosen for this preliminary 
study involves transmitting each single byte of source data as 
two bytes of channel data. Although such a scheme decreases 
the transmission rate by a factor of two within the channel, 
it does allow for parity bits to be included with the data so 
that the data is less prone to errors of transmission on a 
noisy channel. The Intel 8080 first extracts the four least 
significant bits of the source data byte and constructs an 
eight bit Hamming coded byte which is output to the trans­
mission channel. Then the most significant four bits are 
similarly encoded and transmitted. At the receiving end of 
the channel the Motorola 6800 is programmed to input each byte 
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of channel data, correct the detectable transmission errors, 
extract the data bits, and then reconstruct the original single 
byte of data. 
The actual simulation of this preliminary systems design 
is carried out in the following memner. First, the MEMORY 
option is used to load the program and subroutines for error 
correction and reassembly to the memory of the simulated 6800. 
Since the 6800 uses a pushdown stack in memory for subroutine 
linkage located at the word in address FF and below, the fence 
sub-option is called upon to continuously check for stack 
pushes below the work at address 7B. The DUMP sub-option is 
used to get a map of memory contents after the loading is•com­
pleted. Since the SIZE sub-option is not invoked, the default 
memory size of 256 bytes is assumed by the simulator. 
The next option card uses the PORT option with its OUT 
sub-option to define address 101 to be the memory mapped out­
put port. The FIFO option is used to define address 100 of 
the 6800 to be the memory mapped input port from the simulated 
channel. The other addresses specified on the FIFO data card 
are dummy values. 
After the 6800*s memory has been loaded and its port con­
figurations defined, the SWAP option is used to call for the 
subsequent definitions of the 8080*s configuration. The MEM­
ORY sub-option is used to simulate independent memory hardware 
for the two processors. Since the processors are at opposite 
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ends of the channel, they do not share memory space. Similar­
ly, the ports of the processors are to be independent so the 
PORT sub-option is specified. The simulator responds by in­
forming the user that memory space number two is the current 
memory space. 
The MEMORY option is used to load the 8080's memory with 
the program and subroutines that split the source data byte, 
perform the Heimming encoding operations, and transmit the two 
encoded bytes to the simulated channel. The PORT option is 
used to specify that input port number three is provided with 
a list of six source data bytes. The FIFO option is used to 
define output port number five as the connection to the simu­
lated channel. 
The above option and data cards have specified the de­
sired dual processor system complete with programming. Thus, 
the PROCESSOR option is used to call upon simulation of an 
8080 microprocessor acting upon the program in the current 
memory space number two. A trace printout is generated by the 
simulator showing each byte of source data being operated upon 
and two bytes of channel data being subsequently generated. 
The 8080 program was written to operate upon blocks of two 
source data bytes and then halt. Thus, the simulator stops 
tracing when the halt instruction is executed. The channel 
data bytes have been inserted by the simulator into first-in-
first-out buffer number one where they will reside until the 
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6800 subsequently will extract them. 
Next, the SWAP option is used to return to memory space 
number one, where the program for the 6800 resides. The LIST 
option then calls for the printout of the map of the values 
in memory space number one. Processing by the 6800 of the 
data in the simulated channel is initiated by the PROCESSOR 
option. The RESET sub-option is used to cause the clock cycle 
counter to count from zero. The START sub-option is invoked 
with a data value of zero to cause the 6800 to begin process­
ing with its program counter initially pointing to the first 
byte in memory. 
The 6800 execution is traced by the simulator showing the 
channel bytes being extracted from the fifo buffer and being 
error corrected, and the source data byte being reconstructed 
and then output. This processing continues until the simulator 
discovers that the channel data in the fifo buffer has been 
exhausted; whereupon, the simulator terminates the simulation 
and searches for option cards. Since no more option cards are 
found, the simulation run is completed. 
The printout of the simulation run now can be analyzed to 
study the performance of the preliminary design of the dual 
processor error correcting channel system. By observing the 
clock cycle counter in the 8080 simulation it can be seen that 
the encoding process has taken 243 clock cycles to output the 
first channel byte and an additional 206 clock cycles to 
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output the second chsmnel byte. The total time between input 
of the first and second data bytes was 481 clock cycles. By 
observing the clock cycle counter in the 6800 simulation it 
can be seen that the error correction process for the first 
channel byte takes 158 clock cycles. The second channel byte 
is input, error corrected, and the source data is reconstruct­
ed and output in an additional 166 clock cycles. The total 
error correction and reconstruction has required 331 cycles of 
the 6800*s clock. Thus, it is apparent that the 6800 is proc­
essing the data in fewer clock cycles than are required by 
the 8080. 
At this point the simulation has made the designer aware 
of the mismatch in processing rates of the processors in his 
proposed system. He has many design options available for 
overcoming this mismatch. One possiblity that could be con­
sidered would be the operation of the microprocessors from in­
dependent hardware clocks with clock rates adjusted to equal­
ize the real time processing rates. Another possibility is 
to add some null operations to the software programs of the 
6800 to slow down its processing rate to equal that of the 
8080. A third possibility would be to design an interrupt 
hardware and software structure for the 6800 to cause it to 
process channel data only upon demand from the channel. This 
simulation has shown which end of the system should be inter­
rupt driven. The designer also might consider selection of a 
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different, perhaps faster, choice of hardware or software to 
replace the transmission end of his system. 
The designer can now choose from his alternatives, rede­
sign his system, and use the simulator to study the implica­
tions of his new design. The simulator provided by this work 
allows the designer to try a wide variety of hardware and 
software configurations as he refines his overall systems 
design. 
38 
VI. CONCLUSIONS AND COMMENTS 
A. Summary 
In this work an original, generalized multiple microproc­
essor simulation package was developed with appropriate new 
constructs. The options available to the user allow a greater 
degree of systems simulation flexibility than found in previ­
ously available simulators. The simulator allows the simu­
lation of systems in which several similar or dissimilar micro­
processors are operating concurrently. 
The simulation includes the following new constructs. 
The PROCESSOR option allows the user to define a system con­
structed from dissimilar microprocessors. The FIFO option 
allows for buffering of data passed between processors within 
the system. The SWAP option allows for simulation of systems 
in which the microprocessors have memory spaces which are dis­
joint from one another. 
The information in Appendix A demonstrates viable effec­
tive operation of the simulator as applied to the specific 
design example described in section V of this paper. 
B. General Performance 
The simulator program has proven to be a useful design 
tool. It provides the multiple microprocessor systems designer 
with the means of exercising proposed systems structures and 
observing their performance. 
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The current version of the simulator was written as a 
3679 statement PL/1 progreun. The object code generated by the 
compiler is currently on tape. This object code executes in a 
512 kilobyte region of main memory in the host processor. The 
relatively large size of the program results in a minimum run 
cost of about $3.70 simply to load the object code from the 
tape to the main memory. Once the simulator is loaded the 
simulation proceeds at a cost of less than $.50 for each 100 
instruction executions that are traced.• A typical run cost is 
in the range of $8.00 to $15.00. This cost is perhaps too 
great to allow for use of the simulator in a tutorial environ­
ment but is reasonable in a product development environment. 
Since the simulator program was written in managable 
blocks and since PL/1 was chosen as the source language, mod­
ification and expansion of the simulator are relatively easy. 
The current version of the simulator was written as an expand­
ing program. The compiled version is capable of simulating 
four relatively common microprocessors. As the simulator pro­
gram was written, the microprocessor microprogramming was 
added in a sequential manner. First, the microprogramming for 
the 8008 and 8080 was written and included in the source deck. 
Subsequently, the 6800 and the F8 modeling capabilities were 
added. As a measure of expandability, it is of interest to 
note that the addition of the F8 capability took only about 
23 man hours of programming and debugging effort. This is 
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roughly the same cimount of effort reported by Mueller and 
Johnson (8,9) for use of their SIM/GEN simulator emd, unlike 
their approach, no special microprogrcimming language has to be 
learned. 
C. Features Not Included 
During the development of the simulator, many features 
were considered for inclusion. Some of the proposed features 
were eliminated for feasibility reasons. 
The trace printout refers to addresses in memory through 
use of hexidecimal values. The trace printout would be more 
readable if user defined mnemonics were substituted for these 
hexidecimal values. This feature could be programmed but was 
left out for two reasons. First, available cross assemblers 
generally do not pass mnemonic labels with their object code, 
so cross assembled software could not make advantageous use of 
a mnemonic label feature. Second, such a label facility would 
require relatively extensive tabulation of mnemonic labels and 
would require additional programming to link the labels to 
occurrences of the usage of their associated locations in the 
simulated memory. Since the simulator program already requires 
a large region of the host processor's main memory, this 
feature was considered to be unfeasible. 
The simulator requires the use of one PROCESSOR or INTER­
RUPT control option for each time that simulation is resumed. 
This is a very simple control language structure. A wide 
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variety of constructs could have been included. A conditional 
"IP" type construct could have been included. It would seem 
convenient to be able to condition the starting or restarting 
simulation upon register or memory values within the simu­
lated system. Such a capability would require a fairly exten­
sive syntax interpretation capability from the simulator. 
Since host processor memory space is already a relatively 
scarce commodity, this feature was not included. 
The current version of the simulator allows for one pro­
tected area of storage for an inactive processor within the 
simulated system. This capability is exercised through use of 
the SWAP option. The ability to preserve the status of only 
one inactive processor is somewhat restrictive. A larger num­
ber of protected regions and a flexible way for accessing them 
would be a useful facility. However, if each protected space 
is to provide for storage of the total memory addressable by 
one microprocessor, each space would require at least 64 kilo­
bytes of memory. Again, the memory space available within the 
host processor is a limiting factor. 
D. Areas for Further Study 
At present the simulator is oriented toward loading the 
simulated microprocessors' memories from data values taken 
from the card deck. It would be convenient if such data 
could be passed directly from data files generated by cross 
assemblers without the use of cards. A study of the formats of 
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various cross assemblers' generated software should reveal 
desirable alternatives to the simulator to make it more com­
patible with other software design aids. 
Since the available cross assemblers come from different 
vendors, it is probable that their output formats vary con­
siderably. Mating the simulator to the diversity of cross 
assemblers should be a challenging enterprise. 
The current version of the simulator uses worst case 
allocation for the simulated memories. As a result, the pro­
gram requires a region of host processor main memory that is 
quite large. It seems likely that most uses of the simulator 
would not require a full 64 kilobyte memory for each simulated 
microprocessor within the scope of a simulation run. A study 
of usage statistics perhaps would indicate the desirability of 
simulating the memory array using the list processing and dy­
namic allocation capabilities of the PL/1 language. If, in 
actual usage, the microprocessors' memories are sparsely pop­
ulated with data, a considerable simulation cost savings could 
be achieved through rewriting the FETCH and STORE subroutines 
to access elements in an expandable list structure. 
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IX. APPENDIX A: EXAMPLE PROGRAM PRINTOUT 
The following pages are the computer printout for the 
example problem described in section V of this paper. The 
actual printout was on standard 132 column paper and has been 
compressed somewhat to fit this page size. This example illus­
trates use of some of the major features available to the user. 
It is for a simple two processor system. 
The first option invoked is the MEMORY option. The sub­
sequent cards provide hexidecimal values to be loaded to the 
primary simulated storage area. Then the PORT option is used 
to define the port identifier. Then the FIFO option describes 
port identifiers for the first-in-first-out files, including 
dummy values. Next the SWAP option is employed to access the 
secondary simulated storage area. The MEMORY option is again 
invoked to load the secondary memory. The PORT option defines 
the second set of ports, including input data stream values. 
The FIFO option defines secondary access identifier values for 
the first-in-first-out-buffers, including dummy values. After 
these preliminary steps the PROCESSOR option is used to start 
the simulation trace. When the trace halts, the SWAP option 
is used to reaccess the primary storage area. The LIST option 
is used to obtain a map of the primary storage area. Finally, 
the PROCESSOR option is invoked to start the simulation trace 
for a second microprocessor. 
PROGRAM MPASIM MULTIPLE SIMULATOR EXECUTES AS FOLLOWS: 
• MEMORY FENCE DUMP 
78; 
; MAIN PROG TO CORRECT ERRORS AND RE ASSEMBLE CODE FOR 6800 
SETOOIFF; LOS 
86.01,00: FIFOL 
80,00.21 : JSR 
97.IE : 
36,01,00: FIFOL 






87.01.01 : OUT PORT 
7E.00.03: 
00 : T=MP1 
oo; TEMP2 
00 ; VALUE 
oo; SYNDROME 
97,IF: SUBROUTINE STAA VALUE 











84,01: ANOA IMMED 
98,20: ADO SYND 
97,20: 
96, IF; LOA VALUE 
97,10: STA TEMPI 
48; 
98. ID: 






84,02: ANOA IN 
98,20: AODA SVND 
97.20 ; 










98.20: ADDA SYNO: 






08. IF: EORB VALUE 
C4.17: A NOB IM 
17; TOA 
CO.07: SUB3 IM 
2E.02; 8 ST 
20.04 : 8RA 
80,10; SUBA IM 
88.08: AODA IM: 
39: R T S  
. END OF 6800 MEMORY LOAD 
•• LISTING OF MEMORY 1 FOLLOWS: 
0000: 8E 00 FF 36 01 00 BO 00 21 ^7 IE 86 01 00 80 00 
00*0: 21 48 48 48 48 98 IE 97 01 01 7E 00 03 00 00 00 
0020: 00 97 IF 7F 00 20 97 ID 47 47 98 ID 97 10 47 47 
0030: 47 47 98 10 84 01 98 20 97 20 96 IF 97 LO 48 93 
0040: lO 97 LO 47 47 47 47 98 ID 84 02 98 20 97 20 96 
ooso: IF 97 10 48 98 10 47 97 ID 48 48 98 LO 84 04 98 
0060: 20 C6 ao 40 27 04 54 4A 20 F9 08 IF C4 1 7 1 7 CO 
0070: 07 2E 02 20 04 80 10 88 08 39 00| 00 00 00 00 00 
0080: 00 00 00 00 00 00 00 00 00 00 00 00 00 , 00 00 00 
0090: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
OOAO: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
0080: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
ooco: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
000 o: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
OOEO: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 oo 
OOFO: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
•PORT OUT 
101 




«SWAP MEMORY PORT 























































































.END JF 3080 MEMORY LOAD 
•• LISTING OF MEMORY 2 FOLLOWS: 
0000 : 31 FF 00 01 02 02 DB 03 47 E6 OF CO 23 
0010: 00 78 E6 FO OF OF OF OF CD 23 00 CO 20 
0020: 06 00 76 5F E6 07 57 78 E6 08 07 82 C9 
0030: E« 43 00 79 EA 33 E4 48 00 78 E6 OF E4 
0040: 03 05 C9 78 F6 40 SF C9 78 F6 20 SF C9 
0050: 5F C9| 00 30 00 00 00 00 00 00 00 CO 00 
006 0: 00 00 00 30 00 00 00 00 00 00 00 00 00 
007 0: 00 00 00 00 00 00 00 00 00 00 00 00 00 
0080 : 00 00 00 00 00 00 00 00 00 00 00 00 00 
0090: 00 00 00 00 00 00 00 00 00 00 00 00 00 
ooAo: 00 00 00 00 00 00 00 00 00 00 00 00 00 
ooBo: 00 00 00 00 00 00 00 00 00 00 00 00 00 
ooco: 00 00 00 00 00 00 00 00 00 00 00 00 00 
ooDo: 00 00 00 DO 00 00 00 00 00 30 00 00 00 
ooEo: 00 00 00 00 00 00 00 00 00 00 00 00 00 
ooFo: 00 00 00 00 00 00 00 00 00 00 00 00 00 
•PORT IN 
3: OAT37,F5.26,73TF6; 
. END OF PORT DEFINITION FOR 3030 
•FIFO 
5 *  1 0 0 . 1 0 0 . t  o o :  
•PROCESSOR 8060 DUMP 
00 CO 2D 
00 00 C2 
3F E6 55 
40 00 78 
78 F6 08 
00 00 00 
00 00 00 
00 00 00 
00 00 00 
00 00 00 
00 00 00 
00 00 00 
00 00 00 
00 00 00 
00 00 00 
00 00 00 
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52 t 0028: 47 21 00 0000 03 OOFO 
52 3 0029: 47 1 0 00 0000 03 OOFO 
52 6 002A: 98 75 53 00 0000 01 OOFO 
530 002C : 97 lO 53 00 0000 01 OOFO 
532 00 2E: 47 29 00 0000 03 OOFO 
53 4 002F : 47 1 4 00 0000 03 OOFO 
53 6 0030: 47 OA 00 0000 00 OOFO 
53 8 0031 : 47 05 00 0000 DO OOFO 
54 1 00 32 :  98 To 56 00 0000 00 OOFO 
543 00 34 : 84 01 00 00 0000 04 OOFO 
54 6 0036: 93 20 00 00 0000 04 OOFO 
55 0 0038: 97 20 00 00 0000 04 OOFO 
55 3 00 3A :  96 IF 43 00 0000 00 OOFO 
55 7 003C: 97 10 43 00 0000 00 OOFO 
55 9 00 3E: 48 86 00 0000 OA OOFD 
562 003F: 98 To C5 00 0000 08 OOFO 
56 6 0041 ; 97 1 0 C5 00 0000 08 OOFO 
56 8 0043: 47 62 00 0000 09 OOFO 
570 0044: 47 F1 00 0000 OA OOFD 
572 0045: 47 F8 00 0000 09 OOFD 
57 4 0046: 47 FC 00 0000 OA OOFO 
577 0047: 98 10 39 00 0000 00 OOFD 
579 0049: 34 02 00 00 0000 04 OOFD 
58 2 0048: 98 20 00 00 0000 04 OOFD 
586 004D: 97 20 00 00 0000 04 OOFD 
589 004F ; 96 IF 43 00 0000 00 OOFD 
593 0051 : 97 10 43 00 0000 00 OOFO 
595 0053: 48 86 00 0000 OA OOFO 
598 0054: 99 10 C5 00 0000 08 OOFD 
60 0 0036: 47 E2 00 0000 09 OOFO 
60 4 0057: 97 To E2 00 0000 09 OOFO 
606 0059: 48 C4 00 0000 09 OOFO 
608 oosA: 48 88 00 0000 09 OOFD 
61 1 0058 : 98 To 6A 00 0000 oi OOFD 
61 3 0050: 64 04 00 00 0000 05 OOFO 
61 6 005F : 9B 20 00 00 0000 D4 OOFD 
61 8 0061 : C6 80 00 80 0000 08 OOFO 
62 0 0063: 40 00 80 0000 04 OOFO 
624 0064 :  27 04 00 80 0000 04 OOFO 
62 7 0Q6A: 08 IF 00 C3 0000 08 OOFO 
62 9 006C: C4 1 7 00 03 0000 00 OOFD 
631 0 06E :  1 7 03 03 0000 oo OOFO 
63 3 0Q6F: CO 07 03 FC 0000 09 OOFO 
63 7 0071 : 2e 02 03 FC 0000 09 OOFD 














































64 6 00 79 39 -- 03 FC OCOO 09 OOFF RT5 
64 8 0011 48 __ 06 FC > 0000 DO OOFF ASLA 
65 0 00 12 : 48 __ OC FC 0000 OO OOFF ASLA 
65 2 0013 ; 48 _ 18 FC 0000 00 OOFF ASLA 
654 0014 48 __ 30 FC 0000 00 OOFF ASLA 
65 7 0015 •30 1 i 37 FC 0030 DO OOFF ADDA 
662 0017 07 01 01 37 FC 0000 DO OOFF STAA 
66 5 OOIA 7E 00 03 37 FC 0000 DO OOFF JMP 
IFO UNDERFLOWS 1 
66 9 0003 : 36 01 00 00 FC 00 00 04 OOFF LDAA 
**END OF SIMULATION 
** LISTING OF MEMORY 1 FOLLOWS: 
0000: 9E 00 FF 36 01 00 30 00 21 97 IE B6 01 
001 o: 21 48 49 48 48 98 IE 87 01 01 7E 00 03 
002 0: 00 97 IF TF 00 2C 97 10 47 47 98 ID 97 
0030 : 47 47 98 1 0 84 01 93 20 97 20 96 IF 97 
00*0: ID 97 10 47 47 47 47 98 ID 84 02 98 20 
0050: IF 97 10 4D 98 ID 47 97 10 48 48 98 ID 
006 0: 20 C6 80 40 27 04 54 4A 20 F9 D8 IF 04 
0070: 07 2E 02 ?0 04 80 1 0 SB 08 39 00 1 00 00 
0080: 00 00 00 00 00 00 00 00 00 00 00 00 00 
0090 : 00 00 00 00 00 00 00 00 00 00 00 00 00 
ooAo: 00 00 00 00 00 00 00 00 0 0 00 00 00 00 
0080: 00 00 00 00 00 00 00 00 00 00 00 00 00 
ooco: 00 00 00 00 00 00 00 00 00 00 00 00 00 
oooo: 00 00 00 00 00 00 00 00 00 00 00 00 00 
OOEO: 00 00 00 00 00 00 00 00 00 00 00 00 00 
OOFO: 00 00 00 00 00 00 00 00 00 00 00 00 00 
UUT PORT C101=> 37 
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X. APPENDIX B: LISTING OF PL/1 SOURCE DECK FOR 
THE SIMULATOR 
The contents of this ^pendix are the card images of the 
source deck for the current version of the simulator program. 
The actual PL/1 text, of course, is the most accurate descrip­
tion of the simulator available. The source statements are, 
with a few exceptions, hierarchically indented to somewhat im­
prove readability. The multiple statement per card feature of 
PL/1 was extensively used to help maintain integrity of the 
deck. The program is structured to give preference to forward 
directed GO TO statements. 
MP8SIM: PPOCEDURE OPT IONS(MAIN);  
/ *  WRITTEN 1975 AND 1976 BY DONALD E# CHAPMAN * /  
OCL FETCH ENTRY* BINARY F lXE0(8) t  BINARY FIXEOOl)  ) ;  
OCL STORE ENTRY* BINARY FIXE0<8) •  BINARY FIXEOOl)) ;  
OCL DUMP ENTRY (BINARY FIXEOOl )  .BINARY FIXEOOl)  )  :  
OCL HEXIN ENTRY* BINARY FIXEOOl )  «CHAR* 1  )  .BINARY FIXED) :  
OCL DECIN ENTRY*BINARY FIXED*31)*CHAR(1) ,BINARY FIXED):  
OCL TOHEX ENTRY (BINARY FIXEO* 31)•CHAR(4))  ;  
OCL =IFO ENTRY(BINARY FIXEO.BIT*1)«BINARY FIXED*8)) :  
OCL ADO ENTRY(BINARY F IXEO(8)«BI  NARY F IXEO*8)  « BINARY FIXED*8)$ 
BITCl)«BIT*1) ,3IT*1) .BIT*1)«B1T*1)«BIT*1) .8IT*1)) ;  
OCL LFLAGS ENTRY(BIT*1) .BIT(1) ,BIT*1) .BIT(1) .BINARY FIXED(8)) :  
OCL TELIN ENTPY(BINARY FIXED(8) .BINARY FIXED):  
OCL PUSH ENTRY(BINARY FIXED.BINARY FIXED.BINARY FIXED(8) .  
BINARY FIXEOOl )  )  :  
OCL OOP ENTRY(BINARY FIXEO.BINARY FIXE0«BINARY FIXEDC8).  
BINARY FIXED(31)) :  
OCL ONK ENTRY (BINARY FIXEO.BINARY FIXED):  
OCL =X(4,0:255)  LABEL :  
OCL MEM(4,16384)  BINARY FIXE0*8)  EXTERNAL INITIAL* 
(16384)0, (16384)0«(16384)0«(16384)0) :  
OCL MEM2(4«16384)  BINARY FIXED INITIAL(  
(16384)0«(  16 384)0«(16384)0,*  16384)0) ;  
OCL TIMINC(4«0:255)  BINARY FIXED INITIAL* 
(2)8,10,6«8«10,16,6«(6)( (3)10.6«16«10«16«6)«*4)6«16«10«ie«6« TI2 
(2)( (3) (18«16) ,22,16) . (6) ( (3)*18«12)«22.12)« T13 
*15)*(7)10.16) .*7)14.8.  TI4 
(4)(4,10«7«(3)5,7.4) .*2)*4«10,16,*3)5«7«4)«4,10«13.S«*3)10« T15 
(2)4«10«13,(3)5«7«4« *6)*  *6)5,7«5) .*  8)7.*  6)5,7.5,*8)*  *6)4,7,4)  TI6 
«5,(3)10,*2)11,7,11.5.*3)10.11.17.7.11,*2)*5.*3)10.*2)11.7.11) .  TI7 
5,*2)10,18,(2)11.7.11.*2)5.10.4,*2)11,7,11,5.*2)  10.4.*2)11.  TI8 
7.11, (2)5.10.4, (2)11.7.11.  TI9 
(8)2. (2)4.*22)2, (24)4,*3)5,10.*3)9,12,  TI10 
(32)2, (14)7,4.7, (14)6,3,6,  T i l l  
*12)2,3,8, (9)3,4,*4)3,*3)4,*8)5,6,*4)5,6,8,  6 ,7,*7)4,5,*4)4,5,9,  TI12 
S»6t  (12)2. (11)3*4*(6)3,4*(8)5«6*(6)5.6*7, (7)4•5«(6)4*S.6 *  TI13 
(8)4, (2)16,4, (7)16,(4)4, (2)10,4,4, (4)8,4,4, (6)10* TI14 
(2)16,26,22,24,4,8, (19)6, (64)4,  TI15 
(8)12,(7)10.8, (16)12,(2)8, (14)16,(2)8. (14)16,  T:16 
(16)4, (16)8, (32)4)  :  Ti l  7 
DCL 3ELPC(4,0:255)  BINARY FIXED INITIAL(  
(8) ( (4)1,2,1,2,1) , (32)(3*1)*(128)1*  PC2 
1 ,3, (4)1,2, (7)1,2, (2)1,3, (4)1,2,1*3*(5)1*2*(2)1*(2)3, (3)1*  PC3 
2*(3)1,3, (3)1,2, (2)1, (2)3, (3)1,2, (3)1,3, (3)1,2, (131)1, (3)3,  PC4 
1 ,2, (3)1, (4)3,2,1, (2) ( (2)1.3,2,3,1,2,1) , (4) ( (2)1*3*1*3*1,2*1)*  PCS 
(32)1 * (16)2, (16)1, (32)1, (16)2*(16)3*(12)2,3,2,3. (33)2, (  16)3*  PC6 
(12)2, (4)3, (32)2, (16)3 ,  PC7 
(32)1, (8)2, (3)3, (21)1, (64)1, (8)2, (7)1, (17)2, (32)1. (64)1)  :  PC8 
DCL DELTIM(4)  BINARY FIXED INITIAL(4,6,0,2) :  
DCL FENCE BINARY FIXED(31)  EXTERNAL INITIAL(-1) :  
DCL FENCE2 BINARY FIXED(31)  INITIAL(- l ) ;  
DCL TPOIN BINARY FIXEDOl )  :  
DCL (DC,DC1,PC1) BINARY FIXED(31)  INITIAL* 0) :  
DCL I  TIME BINARY FIXED(31)  INITIAL(0)$ 
DCL TLIM BINARY FIXED(31) :  
DCL LINE BINARY FIXED* 31)  INITIAL*0)  EXTERNAL :  
DC L*  ROMST,ROMEND) BINARY FIXED(31)  INITIAL(-1 )  EXTERNAL:  
DCL MEMSIZ2 BINARY FIXED(31)  INITIAL(255) :  
DCL(R0MST2,R0MEND2) BINARY FIXED(31)  INITIAL(- l )  :  
DCL MEMSIZ BINARY FIXE0(31)  EXTERNAL INITIAL(255) ;  
DCL (LOADP,VALUE) BINARY FIXED(31) :  
DCL I  PORT BINARY FIXEO(31)  EXTERNAL:  
DCL INVAL BINARY FIXED (31)  EXTERNAL:  
DCL MAXI BINARY FIXED(31) :  
DCL OORTID(32)  BINARY FIXED(31)  INITIAL* *32)- l  )  EXTERNAL:  
DCL PSTART(32)  BINARY FIXED(31)  INITIAL((32)>1)  EXTERNAL:  
DCL OEND(0;32)  BINARY FIXED(31)  INITIAL((33)-1 )  EXTERNAL:  
DCL O0RTLT(32)  BINARY FIXED(31)  EXTERNAL INITIAL((32)- l ) :  
DCL P0RTID2(32)  BINARY FIXED(31)  INITIAL((32)-1 )  :  
DCL oSTART2(32)  BINARY FIXED(31) :  
DCL oEND2(32)  BINAQY FIXEOOl)  INITIAL* < 32)- l  )  :  
OCL P0PTLT2(32» BINARY FIXEDOl)  I  NI TI  AL (  (  32)  -  1 )  ;  
DCL STK08(0:7)  BINARY FIXEDOl)  INITIAL(  (8)0)  ;  
OCL ILPOIN BINARY FIXED(31) :  
DCL (K,M) BINARY FIXE0(31) ;  
OCL MSIZ BINARY FIXED* 31)  :  
DCL (FH,FOl .FI2.F02)  BINARY F1XED(31)  EXTERNAL INITIAL(-3) ;  
DCL (FI12.F012.FI22.F022)  BINARY FIXED* 31)  INlTIAL(-3) :  
DCL CINDX.ADX) BINARY FIXED<31) INITIAL* 0) :  
OCL (PC.PCN.SP) BINARY FIXED* 31)  INITIAL(0) :  
DCL OC2 BINARY FIXED* 31)  INITIAL*0) :  
DCL t>CN2 BINARY FIXED* 31 )  INITIAL* 0)  :  
DCL STOP BINARY FIXED* 31)  INITIAL*- ! ) :  
OCL (PORT.OUT) BINARY FIXED* 31)  EXTERNAL :  
OCL 9GD BINARY FIXED*31) :  
DCL*SP2. IN0X2.0C2.DC12.PC12«ITIME2)BINARY FIXED*31)  INITIAL*0)  
DCL 9TK082*0:7)BINARY FIXEDOl)  INITIAL* *8)0)  :  
DCL (  ISAP2.SP082)  BINARY FIXED IN1TIAL*0) :  
OCL SWCT BINARY FIXED INITIAL*1)  EXTERNAL:  
OCL TEMPB BINARY FIXED: 
OCL MACH2 BINARY FIXED INITIAL*0) :  
DCL INS BINARY FIXED :  /» INSTR* REG.* /  
DCL PT BINARY FIXED: 
OCL I  SAP BINARY FIXED INITIAL*©):  
OCL MACH BINARY FIXED EXTERNAL INITIAL*0) :  
DCL IL ISP BINARY FIXED: 
DCL SP08 BINARY FIXED INITIAL*0) :  
DCL COL BINARY FIXED: 
DCL FIP* 2)  BINARY FIXED EXTERNAL INITIAL* *2)0) :  
DCL FOP* 2)  BINARY FIXED EXTERNAL INITIAL* <2)0)  :  
DCL PINU BINARY FIXED EXTERNAL:  
DCL IDATA*4096 )  BINARY FIXED*8)  INITIAL* *4096 )0)EXTERNAL:  
DCL IDATA2*4096)  BINARY FIXED* 8)  INITIAL* *4096)0) :  
DCL FIFS* 2,2048)  EXTERNAL BINARY FIXED*8)  INITIAL* *4096)0)  :  
OCL SCF8(0:63)  BINARY FIXED*8)  EXTERNAL INITIAL**64)0) :  
OCL SCFE2(0:63) BINARY FIXED(8) INITIAL*(64)0)  
DCL THMPA BINARY FIXED(8):  
OCL SN BINARY FIXED(8);  
DCL(A,B.C.O.EiH.L» BINARY FIXED* 8)  
DCL(A2.P2»C2TC2FE2.H2.L2) BINARY FI  
DCL CAPO CHAP(80) EXTERNAL :  
INITIAL(0) ;  
XED(e) INITIALCO);  
OCL MNE(4.0 255) CHAP* 8)  INITIAL* 
H_T • •  HLT t  •RLC •  .  •RNC t  •AD I  
9ST 0 •  •MVI A •  •RST •  •  «INR B •  •OCR B 
poc • •RNZ • •  ACI  •  t  «RST 1  •  •MVI 6  
PET # •  IMP C •  •DCP C •  •  •RAL « •RP 
S'J I  • •RST 2 •  •MVI C •  . •RET • •  INR D 
OCR D •  •RAP • •RPO •  .  «SRI • •RST 3 
MVI D •  •RET • • INR E •  «•DCP E •  • • • •ERROR 
PC • •  AN I  t •RST 4 • .  •MVI E •  •RET 
INP H •  •OCR H •  • • • •ERRORS •  •FZ # •XPI  
RST 5 •  •  MVI H •  •RET •  « •  INP L  •  •OCR L  
••*EPROP• •RM t •OR I  • .  «RST 6 •  •MVI L  
RET • • • • •ERROP• #***FPPOP^ ,****ERPOP^ •PPE 
C^I  • •RST 7 •  •MVI M •  . •RET t •  JNC 
IN 0 t •CNC t •  IN 1 •  .  • JMP * • IN 2 
CALL • •  IN 3 • •  JNZ •  .  • IN 4 * •CNC 
IN 5 • •  JMP f •  IN 6 •  .  •CALL * •  IN 7 
J3 • •  OUT 8  •  •  CP •  .  •OUT 9 •  •JMP 
OUT A •  •CALL •  •OUT 8 •  .  • JPO • •OUT C 
COO # •OUT D •  •JMP •  .  «OUT E •  •CALL 
OUT F •  •  JC • •OUT 10 •  .  ^CC # •OUT 11 
JVIP 1 •OUT 12 •  •CALL •  .  «OUT 13 •  •  JZ 
OUT 14 •  •CZ • •OUT 15 •  •  •  JMP • •OUT 16 
CALL • •OUT 17 •  •  JM •  . •OUT 18 •  •CM 
OUT 19 •  •  JMP t •  OUT 1  A •  , •CALL •  •OUT IB 
JOE • •  OUT IC •  •CPE •  . •OUT ID •  •JMP 
OUT IE •  •CALL •  •OUT IF •  . •ADD A •  •ADD B 
ADD C •  •  ADO D •  •ADD E •  .  •ADD H •  •ADD L  
ADO M •  •  ADC A •  •ADC 8 •  •  •  ADC C •  •ADC D 
•ADC E •  •  ADC H •  •ADC L •  •ADC M 
•SUB B •  •  SUB C •  •SUB D •  •SUB E 
•SUB L •  •  SUB M •  •SBB A •  •  SBR B 
•SRP D •  •  SBB E •  •SBB H •  •SBB L 
•ASA A •  •  ANA B •  •ANA c • •  ANA D 
•ANA H •  •ANA L •  •ANA M •  •XPA A 
•XPA C •  •  XPA D •  •  XPA E •  •XPA H 
•X3A M •  •OR A A •  •ORA B •  •OPA C 
•OQA E •  •ORA H •  •OPA L •  •ORA M 
•CMP B •  •CMP C •  •CMP 0 •  •CMP E 
•CMP L •  •CMP M •  •NOP • •MOV A.B 
•MOV A,D •  •MOV A.E •  •MOV A,H •  •MOV A,L 
•MOV B.A •  •  MOV B.B •  •  MOV B,C •  •MOV B,D 
•MOV B.H •  •  MOV 9.L •  •MOV B.M •  •MOV C,A 
•MOV C.C •  •  MOV C.O •  •MOV C.E •  •MOV C,H 
•MOV C»M •  •  MOV O.A •  •MOV D,B •  •MOV D«C 
•MOV O.E •  •MOV D.H •  •MOV D,L •  •MOV D.M 
•MOV E,8 •  •MOV E.C •  •MOV E.D •  •MOV E.E 
•MOV E #L •  •MOV E.M •  •MOV H,A •  •MOV H.B 
•MOV H,0 •  •MOV H.E •  •MOV H,H •  •MOV H.L 
•MOV LFA •  •  MOV L.B •  •MOV L,C •  •MOV L.D 
•MOV L#H •  •MOV L.L •  •MOV L.M •  •MOV M.A 
•MOV M,C •  •  MOV TM.O •  •MOV M,E •  •MOV M,H 
•HLT •  
•NOP •  •LXI  ,B •  •STAX ,B •  • INX, 6 
•DCP.B •  •MVI •  B •  •PLC • ••••ERROR 
•LOAX,B •  •OCX .8 •  •  INP, C •  •DCR. C 
•PQC •  ••••ERROR• •LXI .  D •  •STAX ,0 
•IMRTO •  •  OCR .0 • •MVI ,  D •  •PAL 
•OAOTO •  •LDAX.D •  •OCX, D •  • INR, E 
•MVI.E •  •RAP # ••••ERRORS •LXI ,  H 
• INX.H •  •  INP »H •  •OCR, H •  •MVI.  H 
••••ERROR* •DAD •  H •  •LHLO •  •OCX. H 
•DCR.L •  •  MVI ,L  •  •CMA # ••••ERROR 
•STA •  •  INX •  SP •  •  INR, M •  •DCR. M 
•SUB A 




•  XPA B 








































STC • , • • • •ERROR• •DAD.SP 
INR.A • , *CCO,A •  •MVI,A 
MDV B ,C •  ,»MOV 8,0 •  •MOV B,E 
MOV B ,M # . •MOV 8,A •  •MOV C,B 
MOV C ,? • , 'MOV C.H •  •  MOV C,L 
MOV 0  ,9  •  ,«MOV 0,C •  •MOV 0 ,0 
MOV 0  ,L  •  , *  MOV 0 ,M •  •MOV D,A 
MOV E ,D •  ,«MOV E,F •  •  MOV E,H 
VOV E ,A •  , *  MOV H,B •  •MOV H,C 
MOV H ,H •  , *  MOV H,L •  •  MOV H,M 
MOV L  ,c  •  , *  MOV L ,D •  •  MOV L ,E 
MOV L  ,M •  , 'MOV L,A •  •MOV M.B 
VOV M ,E •  , *  MOV M,H •  •  MOV M,L 
MOV A ,B  •  , *  MOV A,C •  •MOV A.O 
MOV A ,L  •  . •MOV A,M •  •MOV A,A 
ADD, D • , •A3D,E •  •ADD,H 
AOC, A 1 , *A0C,9 •  •ADC.C 
ADC ,H • , •ADC,L •  •ADC.M 
SUB,C • . •SU8.0 •  •SUB.E 
SUB,M f . •SUB.A •  •SBB.B 
S9e,F t . •S90,H •  •SB8.L 
ANA,B 1 • •ANA.C •  •ANA.D 
ANA,L • , •ANA,M •  •ANA,A 
X? A,D # ,^X9A,E •  •XRA.H 
XQ A,  A ,  . •0RA,8 •  •ORA,C 
OOA ,H t . •ORA.L •  •OPA,M 
CMP.C ,  , *CMP,0 •  •CMP,F 
CMP,M » , •CMP,A •  •RNZ 
J M P  • , *CNZ •  •PUSH,8 
R2 t , •RET •  •  JZ 
CALL • ,  • AC I  • •PST,1 
JNC : , 'OUT •  •CNC RST,2 ,  • PC •  • • • •ERRO 
CC , , • • • •ERROR• •SBI  
POP,H • , •JPO •  •XTHL 
•LDA •  •DCX,SP 
•CMC •  •MOV B,B 
•MOV 8,H •  •MOV B,L 
•MOV C,C •  •MOV C,D 
•MOV C,M •  •MOV C,A 
•MOV D,E •  •MOV 0,H 
•MOV E*B •  •MOV E.C 
•MOV E,L •  •MOV E,M 
•MOV H,D •  •MOV H»E 
•MOV H,A •  •  MOV L ,3 
•MOV L ,H •  •MOV L ,L 
•MOV M,C •  •MOV M,0 
•HALT •  •MOV M,A 
•MOV A,E •  •MOV A,H 
•AOD,B •  •ADD.C 
•ADD.L •  •ADD,M 
•ADC.D •  •  ADC.E 
•ADC,A •  •SUB,6 
•SUB,H •  •SUB,L 
•SBB,C •  •SBB.D 
•SBB,M •  •SBB.A 
•ANA$E •  •ANA ,H 
•XRA.B •  •XRA.C 
•XRA,L •  •XRA,M 
•  OR A ,  D •  •ORA,E 
•ORA.A •  •CMP,8 
•CMP,H •  •CMP.L 
•POP.8 •  •  JNZ 
•AO I  • •RST,0 
•• • •ERRORS •cz 
•PNC •  •POP.D 
•PUSH,0 •  •SUI  
•  JC •  •  IN 
•PST,3 •  •PPO 
•CPO •  •PUSH,H 
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• INS P4 
•  INS P9 











•  XS PS 
•XS PA 
•XS PB * , *XS ISAR ' , 'XS ISAP+*,*XS 1SAR-* .*N0P * .  
•NS 90 * , 'NS R1 ' , *NS R2 * , *NS R3 ' , *NS R4 •# 
•NÇ R5 • • •NS R6 • • •MS R7 • • •NS P8 • • •NS R9 • •  
•NS RA • • •NS RB • • •NS ISAR • • •NS ISAR+^^^NS ISAR-^^ 
•NOP •> ;  
DCL{O0RTCH^0UTCH) CHAR(4) ;  
DCL COUMY CHARC4»:  
OCL CSD CHARACTERC3) DEF COUMY P0SIT10N(2) ;  
DCL COFT CHAR (2)  DEF COUMY POSITION!1) ;  
OCL COBK CHAR(2)  INITIAL!•  • ) :  
DCL TERMIN CHAR!! ) ;  
DCL DARTAB 8IT!256)  EXTERNAL INITIAL!•1001011001101001011010011001 PI  
01103110100110010110100101100110100101101001100101101001011001101001100 P2 
10110011010010110100110010110011010011001011010010110011010011001011001 P3 
lOlOO10110 10011001011010010110011010010110100 11001011001101001100101101 P4 
001011001101001•B) ;  PS 
DCL TST BIT(8) :  
OCL TIMESW BIT! I )  INITIAL!•O^B);  m 
OCL !CY^Z^S«P*AC^V) BIT( l )  INITIAL!•0•6) ;  
OCL 1682 BIT!1)  I  NITIAL!• I •8»;  
OCL! ICB2^CY2^Z2^S2^P2^AC2^V2) BIT!1)  INITIAL! 'O'B) :  
DCL ICB BIT!1)  INITIAL!•0•B) ;  
DCL 168 BIT( l )  INITIAL!•1•B) ;  
OCL INTE BIT!1)  INITIAL!•1•8) ;  
DCL INTE2 BIT!1)  INITIAL!• I 'B) :  
DCL (CYT^ACT) BITÏ1) ;  
OCL FENSW BIT( l )  EXTERNAL INITIAL!•0•8) ;  
DCL FENSW2 BIT!1)  INITIAL! 'O^B);  
OCL lOSW BIT!1)  INITIAL!•O^B):  
OCL PTSW BIT! I ) :  
DCL lOOVSW BIT( l )  EXTERNAL INITIAL(•O'B) :  
OCL MEMSW 8IT!1)  EXTERNAL:  
OCL STSW BIT!1) :  
OCL 3PSW BIT( l )  INITIAL!•O^B):  
OCL!ROMSW^SZSW) BIT( l )  INITIAL!•O^B) EXTERNAL:  
DCL FIFOS* BIT(L)  INITIAL( '0*B) EXTERNAL: 
OCL FIF0S2 BIT(L)  INITIAL!«O'B);  
DCL 3ELTSW 0IT(1» INITIAL!*0 'B) ;  
OCL 5CRSW BIT(L)  EXTERNAL INITIAL!*0*6) ;  
OCL 9RSW EIT!1)  I  NITIAL!  * 0 *B) ;  
DCL INSW B I T ( l )  EXTERNAL INITIAL!•0 * B ) ;  
OCL 3UTSW 8IT!1)  EXTERNAL INITIAL!*0*8) ;  
DCL INHIB B1T!1)  INITIAL!*0*8)  EXTERNAL: 
OCL MESW BIT(L)  INITIAL!*0*8) :  
OCL NULS* BIT!1)  EXTERNAL: 
OCL =ISW BIT! I )  EXTERNAL INITIAL!•0*8) :  
DCL MLSW2 BIT! ! )  INITIAL!*0*8) :  
OCL MLS* BIT!L)  INITIAL! '0 'B) :  
DCL OINSW BIT!1)  INITIAL!*0*8) :  
OCL OQUTSW BIT! ! )  INITIAL!*0*8) :  
DCL STOPS* BIT! ! )  INITIAL!*0*8) :  
OCL DB BIT! ! ) :  DUMMY*/  
OCL !0B2,DB3) BIT! ! ) :  
ON END=ILE BEGIN: PUT LIST!***  NO MORE *CPT10NS CARDS FOUND* 
T* TERMINATES*)SKIP:  STOP: END: 
PUT LIST!*  PROGRAM MP8SIM MULTIPLE SIMULATOR EXECUTES AS FOLLOWS:*)  
SKIP;  
PMSSC: MESW=*0*B: 
NSSC: GET EDIT!CARD)!A!e0)): 
I=!SU8STO!CARD,! . ! )=***)  THEN PUT LIST!*  *)PAGE: 
1= (SUBSTR!CAPD.! . ! ) - •=*»• )  THEN DO: 
IF!- ,MFSW) THEN PUT LIST!***  CARDS PPECEEOING •OPTIONS CARD* 
*  IGNORED*)SKIP:  PUT EDIT!# *•CARO)!  A !  9)•A!  60) )SKIP;  
MESW=*!*8:  GOTO NSSC: 
END; 
PJT LIST!CAR0)SKIP:  
I=! IND=X!CARD, 'SWAP*)^=0) THEN DO: 
1= !  I  ND3-X!CA«50. *MEM* ) - .=0 )  THEN MSWS= *  !  * B ;  ELSE MSWS = *0*B:  
1= !  I  NDEX!CARD. «PORT* ) - I=0 )  THEN 00:  
MAXI=0:  00 I  = 1 TO 32:  
K=30RTLT(1);  PDRTLT(I)  = P0RTLT2(I  )  ;  P0PTLT2< I  )=K ;  
K=OÇTARTC1);  ASTARKI)=PSTAR'2( I ) ;  PSTABT2{I)=K; 
K=OOPTIO(I) ;  DORT1D(I)=OORTID2<I )  ;  P0RT1D2< I  )=K ;  
KSOENDD);  PEND( I  L=PEND2< 1 )  Î  PEN02(I)=K; 
IF(PENO(N>MAXI)  THEN MAXI=PEND<I) ;  
IF(PEND2<I)>MAXI)  THPN MAXL=PEND2<I>;  
FND; 
D? 1=1 TO MAXI;  
TEMPA=10ATA( I ) ;  IDATACI)  = IDATA2( I ) ;  10ATA2( I  ) =TEMPA ;  
END; 
EMD; /«PORT OPTION OF A SWAP OPTION * /  
D3=PIF1SW; FIF0SW=PIF0S2 ;  FIF0552 = DE; 
K=PCN; PCN=PCN2; PCN2=K; 
K=pc;  OC=PC2; PC2=K; 
K=sp;  SP=SP2;  SP2=K;  
TEMPB=SPOe; SP08=SP082; SP0e2=TEMP3; 
TEVDOSMACH; MACH=MACH2; MACH2=TEMPBÎ 
K=IN1X; INDX=1NDX2; INDX2=K; 
TFMPA=A; A=A2; A2=TEMPA; 
TFMPA=B; 8=82;  B2=TEMPA; 
TEMPA=C; C=C2; C2=TEMPA; 
T=MPA=O; 0=02;  D2=TEMPA; 
TEMPA=E; E=E2; E2=TEMPA; 
TEMPA=H; H=H2; H2=TFMPA; 
^EMPA=L; L=L2;  L2=TEMPA; 
ACT=!68;  I68=I682; I632=ACT; 
AC^=IC9; ICB=ICB2;IC92=ACT; 
ACT=!NTE; INTE=INTE2; INTE2=ACT; 
ACT=cv;  CY=CY2; CY2=ACT; 
ACT=AC; AC=AC2; AC2=ACT; 




TEYPQ=ISAP; ISAR=ISAP2; ISAR2=TEMPB; 
K=oc;  DC=DC2; OC2=K; 
K=oc i ;  DCI=DCI2;  OCI2=K;  
K=ITIME; ITIME=ITIME2;  ITIME2=K; 
DO 1=0 TO 63;  TFMPÂASCF8( I); SCF8( I )=SCF82(11 ; SCFe2(I )  =  TFMPA;FND 
00 1=0 TO 7 ;  
K=STK08(I ) ;  
ST<08(  I  ) =STK082( I  )  ;  STK082(I )=K;  END: 
K=FI I ;  FI1=FI12;  FI12=K;  
K==o i ;  po i=FOI2;  FOI2=K;  
K=PI2;  F12=FI22;  FI22=K;  
K==n2; FC2==022; F022=K: 
D3=MLSW; MLSW=MLSW2; MLSW2=9B; 
1=(VSWS) THEN do;  
D3=FSNSW; FSNSW=FENSW2; FENSW2=D9;  
K=FENCS; FENCF=F5NCE2;  FENCE2=K; 
K=MEMsiz ;  MEMSIZ=MEMSIZ2;  MEMSIZ2=K;  
KSOOMST; ROMST=P?MST2;  ROMST2=K; 
K=POMEND; POMEND=ROMENO2; ROMEND2=K; 
MSIZ=MEMSIZ;  IF(VIEMSIZ2>MEMSIZ)  THEN MS I  Z=M EMS 1 Z 2 ;  MSIZ = MSIZ+1:  
DO 1= I  TO 4 ;  DO J  = I  TO 16384;  
IF(163?4*(1-1)+J>MSIZ)  THEN GOTO ESCAPE: 
TEMPA=MEM(I•J) ;  MEM(I•J)=MEM2(1•J) ;  MEM2(I ,J)=TEMPA :  
END; END; 
ESCAPE: END; 
SWCT=SWCT+I;  IF(SWCT>2)THEN SWCT=I;  
P J T  LIST(***NOW i n  S=ACE * ,SWCT)SKIP;  
GOTO PNSSC; 
EMO; 
I=( INDEX(CAGO, 'LIST*)^=0)  THEN DO: 
1= (IND=X(CAPO. «SCP* »-.=0) THEN SCRSW=*1*B; ELSE SCRSW=*0'B; 
C0L = 90;  CALL HEX IN(K.TERMIN TCOL);  IF<TERMIN=• ; • )THEN COL=80;  
CALL HEXIN(M,TERMIN «COD; C0L = 80;  
CALL DUMP(K,M);  GOTO PNSSC; END: 
I=( INDEX(CAPD, 'MEM*)^=0)  THEN DO: MEMSW=*I*B;  / *MEMLOAD OPTION*/  
1=( IND«X(CAPO,«DUMP* >-  = 0 )  THEN DPSW='1 'B;  ELSE DPSW=*0'B;  
1= (  I  NDEX(CACD, «s IZ£*  ) -*=0 )  THEN SZSW=M*B;  ELSE SZSW = *0 'B;  
I=( IND=X(CAO0, 'Q0M*)^=0)  THEN R0MSW=*1*3;  ELSE G0MSM=*0*B;  
1= < I  NDEX(CAPO, «FENCE* >- .=0 )  THEN FENSW=M*B; ELSE FENS*='0*B;  
C3L=80;  
i=(szsw) THEN DO; 
CALL HEX:N(MEMSLZTTERMIN .COL»;  MEMS IZ=MEMSIZ-1 ;  END ;  
I=(POMSW) THEN DO; 
call HEXIN(ROMST,TERMIN .COL):  
CALL : iex lN(ROMEND.TEPMIN tCOL) ;  END:  
I=(FENSW) THEN CALL HEX IN(FENCE.TERMIN .COL);  
C]L= 40 ;  
LD Ar)P=o ; 
OAD: CALL HEXIN(VALUE.TERMIN .COL):  
1=(TERMINS•.• )  THEN GOTO DPQ; 




IF(LOADP>MEMSIZ)  THEN DO; 
PUT L IST ( ' * ***  TRVS TO LOAD BEYOND END OF MEMORY 
SKIP;  GOTO PNSSC; END; 
TEMPA=VALUE; CALL STORE(TEMPA.LOADP);  
LOADP=LOADP+1 :  
if (TEPMIN=' , ' )  THEN GOTO MLOAD: 
I  = (TERMIN=' ; ' )  THEN DO; C0L = 80 ;  GOTO MLOAD: END: 
D'Q;MEMSW=*0»3;  
K —  0  ;  
I=(DPSW) THEN CALL DUMP(K.MEMSIZ) ;  
M_ sw=* 1 • a; 
GOTO PNSSC; 
end;  / *END OF MLOAD OPTION*/  
1= (  1  NDEXCCARD. «PORT* ) -»=0 )  THEN DO: 
IF( INDEX(CARD. MN* ) - .=0 )  THEN PINSW = *1*B:  ELSE P:NSW='0*B:  
IF  ( INDEXCCAPD. «OUT* ) - .=0)  THEN P0UTSW='1*B:  ELSE P0UTSW = '0*  
I  = <-.PLNSWE-IPOUTSW) THEN DO: 
PUT LLSY(*****  MUST DEFINE WHETHER IN OR OUT PORTS'# 
•ON •POPT CARD*I  SKIP;  STOP; END; 
1=(PINSW)TH5N DO ;  
DO 1=1 TO 32;  PORTLD=-I ;  END; / •  CALL OF *PORT REDEFINES ALL*/  
IL ISP=0;  ILPOIN=I ;  
C3L=90;  
IL0A3:  CALL HEX IN(VALUE.TERMIN ,COL);  
I=(T5RMIN=' . ' )  THEN GOTO LOUT; 
1=(TEPMIN=•: • )  THEN DO; 
IL IS==ILISP+1;  
IF( IL ISP>32)  THEN DO; PUT L IST******  TOO MANY PORTS*)SKIP;  
GOTO PNssc; END; 





1=(TÇRMIN=•T •  ITERMIN=•; •  )  THEN DO; 
IP (  ILPOIN>4096 )THEN BUFOZ DO ;  
PUT L IST* ' ****  INPUT OVERFLOWS INTERNAL BUFFER')  SKIP;  
GOTO PNSSC; END; 
IF<T-RMIN=' ; ' )  THEN C0L=90;  
10 ATX ILPOIN) =VALUE; 
ILPOI N=ILPOIN+ 1 ;  
GOTO ILOAD; 
END; 
LDUT; 3END(ILISP)=ILPOIN-I ;  
ESD; 
I=(POUTSW) THEN DO ;  
DO 1 = 1 TO 32 :  PORTLT(I )=- I ;  END; /PREDEFINES OUTPORTS*/  
C3L=MO; 
1 = 0 #  
AGNS: CALL HEXINCK.TEPMIN «COL);  
I=(TEPMIN=' . ' )  THEN DO; 
C0L=80;  GOTO STARTS; END; 
I=(TERMIN=*,* )  THEN GOTO AGNS: 
1=(TCPMINST;. )  THEN DO: 
C0L=90;  GOTO AGNS; END; 
1 = 1+1 ; 
IF( I>32&TERMIN=*:* )  THEN DO :  
PUT L IST* ' **  TOO MANY OUTPUT PORTS DEFINED ONLY 32 RECOGNIZED* 
)s<ip; GOTO STARTS; END ;  




ND; / *=ND OF PORT DEFINITION OPTION*/  
1= ( IND^XTCAPD. «FIFO* ) -»=0)  THEN DO; 
IF(  INDEXCCAPDT «CLEAPL •  ) -»=0 )  THEN DO; F IP (  1  )  =0 ;  FOP (  I  )=0 ;  END; 
IF CINDEXCCARD. •CLEAP2» )-»=0 )  THEN DO; F IP (  2 )  =0 ;  FOP (  2  > =0 ;  END; 
COL=30;  
CALL HEXIN(FI1.TERMIN .COL);  
CALL HEXINCFOL.TERMIN .COL);  
CALL HEXIN(FI2.TERMIN .COL);  





1= (  I  NDEX(CARD. •  INTER* ) -»=0)  THEN DO ;  
IF ( INDEX (CARD. «BRA* ) - I=0 1 INDEX (C ARD .  • JUM* ) -1=0)  THEN BRSW=* 1  *6;  ELSE 
9PSW=*0*8;  
IF( INDEX(CARD. *1/0*  ) - .  =  0)  THEN I0SW = *1*B;  ELSE IOSW = *0*B;  
IF( INDEX<CARD. «SCR* ) - I  =  0)  THEN SCRSW=*1"B;  ELSE SCRSW = *0*B;  
IF( INDEX(CAOO»«aooe* )-.=o) THEN MACH=I;  
IF( INDEX(CAPD. *ao0o* )-i=o) THEN MACH=2; 
IF(  INDEXCCARD. •6800* ) - I=0)  THEN MACH=3;  
IF( INOEX(CARD. «FE* ) - I=o )  THEN MACH=4;  
IF(  INDEX(CARD. «DUMP* ) - .=0)  THEN DPSW=*1*B;ELSE DPSW = *0*B;  
IF{ INDEX(CARD.«STOP*)- .=0)  THEN ST0PSW=*1*B;  ELSE STOPSW=*0*B;  
IF( INOEX(CARO.«TIME*»-»=0)  THEN TIMESW='1 'B;  ELSE TIMESW=*0*B;  
I«=( IMOEX( CAPO, «OESET* ) - .=0)  THEN 1TIME = 0 ;  
c o L = 3 o ;  
I=(STOPSW) THEN CALL HEXIN<STOP.TERMIN,COL);  
IF(TIMESW) THEN CALL DECIN(TLI  M,TEPMIN.CCL);  
IF(MACH=0) THEN DO; PUT L IST( ' ****  NO PROCESSOR DEFINED') ;  
STOP; END; 
IF(MACH=L) THEN DO; COL=BO; 
CALL HEXIN(BG0,T5RMIN,C0L) ;  INS=BGD; 
CALL HEADINGS; L INE=A; INHIB=*O*B;  GOTO EX(I* INS>;  
END; 
IF(MACH=2» THEN D3;  
IF( INTE='0 'B)  THEN DO; PUT LLST(*  **8080 INTEKUPT NOT ENABLED 
GOTO PNSSC; END; 
CALL HEXIN(3GD,TERMIN,C0L) ;  INS=BGO; CALL HEADINGS: L INE=4;  
INHI9='0 '9 ;  GOTO EX(2.1NS);  
END; 
IF(MACH=3) THEN DO: 
IF( I6a=»0*B) THEN DO; PUT L1ST(*  * *6800 INTERUPT NOT ENABLED'  
GO'O PNSSC; END; 
1F( INS-»=62)  THEN DO; 
C=M0D<PCN,256) ;  CALL PUSH(0• I .C.SP);  
C=(PCN-C)/256;  CALL PUSH(0,1,C#SP);  
C=MOO(INDX,256) ;  CALL PUSHF0•1TC«SP);  
C=(LNDX-C)/256;  CALL PUSH(0#I#C#SP» ;  
CALL PUSH(0TI•A.SPI  ;  CALL PUSH(0#1 »B,SP) ;  
c = * i i *B|  I  A c H i 6 e l  | s |  | z  I  | v |  ICY:  CALL PUSH( o . I .CTSP) ;  
IT IM= = ITLME+8;  
=No; 
IT IM- = ITIME + 4 ;  CALL FETCH(SD.65528 » ;  
PCN=SD*256;  CALL FETCH(SD.65529) ;  PCN=PCN+SD; 
CALL HEADINGS; L INE=4;  INHIB=*0*B;  
GOTO NEWINS; 
END; 
IF{MACH=4) THEN DO; 
IF( ICB='0 'B)  THEN DO :  PUT L IST* '  **F8 INTERUPT NOT ENABLED*) ;  
GOTO DNSSC; END; 
IF(1NS=I  2 I INS>26&INS<30I INS>30&INS<41 I  INS>L75EINS<L92)  THEN DO: 
PUT L IST(» • •  LAST F8 INSTRUCTION EXECUTED WAS PRIVILEGED*) :  
END ;  
ITIM==ITIME-H6;  PCI=PCN; COL=8O; CALL HEXIN<3CN.TERMIN.COL);  
CALL HEADINGS; L INE=4;  INHIB=*0*B;  GOTO NEWINS; 
END; 
Exn; 
1=(INDEX(CAP0.*PR0C•)=0)THEN GOTO PNSSC; 
I 'F( - .MLSW) THEN DO: 
PUT «1ST(*••*•  MEMORY LOAD MUST PRECEED PROCESSOR CALL*)  SKIP;  
STOP; END; 













• I /0*) - .=0)  THEN I0SW = *1*B;  ELSE IOSW=*0*8;  
•SCR*)-« = 0)  THEN SCRSW=*1*B;  ELSE SCRSW = *0*B;  
*8008*)-»=0)  THEN DO ;  MACH= 1  ;  INHIB=*O*B;  END; 
•8080*)- I  =  0)  THEN DO; MACH=2;  INHIB = *0*B;  END: 
•6800*)-<=0)  THEN DO ;  MACH=3;  INHIB = *0*B;  END: 
•F8*) - I=o)  THEN DO; MACH=4:  INHIB=*O*B;  END; 
•DUMP*»-T=0)  THEN DPSW=*:*B;  ELSE DPSW = *0*B;  
*START* ) - .=0)  THEN STSW='1 '8;  ELSE STSW='0*B:  
*STOP*)-»=0)  THEN ST0PS*=*1*B:  ELSE ST0PSW=*0'B;  
*TIME*)- .=0)  THEN T1MESW=*1*B;  ELSE TIMESW=*0*B;  
'RESET*)^=0)  THEN ITIME=0;  
C3L=80;  
I=CMACH = 0)  THEN DO :  
PUT LISTC*****  NO VALID PROCESSOR REQUEST*)SK1P; STOP; END: 
I=CSTSW) THEN CALL HEXIN(PCN.TERMIN .COL):  STSW=*0*B;  
I=CSTOOSW)THEN CALL HEXINCSTOPTTERMIN ,COL);  
I=CTIM5SW) THEN CALL DEC INCTLIM,TERMLNTCOL);  
CALL HEADINGS; 
L INE=0;  
COL=80;  
NEWISS: I  = ( INWI9)  THEN DO: 
PUT LIST( ' *$END OF SIMULATION*)  SKIP(2) ;  
K= 0 ; 
scos*=*1•B; 
IF(D3SW) THEN CALL DUMP(K,MEMS I  Z» ;  PUT L IST( '  _• )  SK1P(3) ;  
GOTO PNSSC; ENO; 
I=(STOPSW) THEN IF(PCN=ST0P) THEN DO: 
CALL TOHEX(PCN,COUMYI;  
PUT LIST( ' **STOPS BEFORE EXECUTION AT PC=*.CDUMY. 
•AS REQUESTED*»SKIP;  
INHI3='1 '8 ;  GOTO NEWINS: END :  
1= (TIMES*)  THEN IF(  ITIME>=THM) THEN DO: 
PUT LIST(*  ••STOPS AT CLOCK=«•ITIME.•  THAT IS >= TO TIME LIMIT='  
,TLIM, '  AS PEOUESTED*)  SKIP;  INHIB=*1*B;  GOTO NEWINS: END: 
PC =PCN; 
CALL FFTCH(TEMPA,PC);  
INS=TEMPA; 
PCN=PC+DELPC(MACH,INS):  
I=(M4CH=3) THEN DO; 
/ •  RELATIVE * /  
IF( INS>31&INS<48I INS=141)  THEN DO; 
CALL FETCH(TEMPA,PC+1);  
IF(TEMPA>127)  THEN TEMPA=TEMPA-256;  
ADX=PC+2+TEMPA; END; 
/ *  DIRECT * /  
IF( IVJS>143&INS<160|  INS>20T&INS<224)  THEN DO; 
CALL FETCH(TEMPA,PC+1);  
ADX=TEMPA; END; 
/ *  INDEXED * /  
IF( INS>95&INS<1I2| INS>159&INS<176| INS>223&INS<240)  THEN DO ;  
CALL FETCH(TEMPA.PC + 1  )  ;  
ADX=INOX+TEMPA; END; 
/ *  EXTENDED * /  
IF( INS>11L&INS<128| INS>175&INS<192| INS>239)  THEN DOG 
CALL FETCH(TEMPA,PC+1);  
A0X=TEMPA*256;  
CALL FETCH(TEMPA.PC+2»;  
AOX=ADX+TEMPA; END; 
/ *  IMMEDIATE * /  
IF( INS>1276. INS<1446. INS-I=141 I  INS>19IEINS<208)  THEN DO: 
ADx=ec+i :  END; 
END; 
GOTO EXCMACH.INS»;  
/ *  INSTRUCTION ERROR FOR ALL MACHS * /  
EX(1,34) :  EX(1.42) :  EX(1,S0) :  EX(1.56) :  EX(1,57) :EX(1,58) :  
EX(2,8) :  EX(2.16) :  EX(2,24) :  EX(2,32) :  EX(2,40) :  EX<2,48) :  EX(2,S6)  
EX<2,233) :  EXC2.217) :  EX(2,221) :  EX<2,237) :  EX(2,253) :  
EX(3,0) :  EX(3,1) :  EX(3,3) :  EX(3,4) :  EX(3,5) :  EX(3*18) :  EX(3,19) :  
EX(3,20) :  EX(3,21) :  EX(3,24) :  EX(3,26) :  EX(3,28) :  EX(3,29) :  
EX(3,30) :  EX(3,31) :  EX(3.33) :  FX(3,56) :  EX(3,58) :  EX(3,60) :  
EX(3,61) :  =X(3,65) :  EX(3,66) :  EX(3,69) :  EX(3.7S):  EX(3,76) :  
EX(3,81) :  5X(3,82) :  EX(3,85) :  EX(3,91) :  EX(3,94) :  EX(3,97) :  
EX(3,99) :  EX(3,101) :  FX(3,107) :  EX(3,113) :  EX(3,114) :  EX(3,117) :  
EX(3,123) :  EX(3,131) :  EX(3,135) :  EX<3,143) :  EX(3,147) :  EX(3,1S7) :  
EX(3,163) :  EX(3,179) :  FX(3,195) :  EX(3,199) :  EX(3.204) :  EX(3,20S):  
EX(3,207) :  EX(3,211) :  EX(3,220) :  EX(3,221) :  EX(3,227) :  EX(3,236) :  
EX(3,237) :  EX(3,243) :  EX(3,252) :  EX(3,253) :  
FX(4,45) :  EX(4,46) :  EX(4,47) :  EX<4,128) :  
K=INS;  CALL TOHEX<K,CDUMY);  CDFT=CDBK; 
PUT LIST(  INSTRUCTION ERROR',  COUMY) SKIP ;  1NMIB=•I*6 ;  
GOTO TIMER; 
/ •  PET GROUP FOR 80 * /  
EX(2 ,102) :  IF(  -Z)  THEN GOTO PRETSO; GOTO TIMER 
EX(2 ,200)  :  IF(  Z)  THEN GOTO PPET80 ;  GOTO TIMER 
EX(2 ,208) :  IF(  - .CY)THEN GOTO PRFT80 ;  GOTO TIMER 
EX (2  ,216) :  IF(CY) THEN GOTO PRET80;  GOTO TIMER 
EX (2  ,224) :  IF(  - ,P)  THEN GOTO PRET80;  GOTO TIMER 
EX (2  ,232) :  IF(  P)  THEN GOTO PRET80:  GOTO TIMER 
EX (2  ,240) :  IF(  "•S )  THEN GOTO PPET80;  GOTO TIMER 
EX (2  ,248) :  IF(  S)  THEN GOTO PRET80 ;  GOTO TIMER 
/* 
/* 
P9FT90:  DEL^SW='1 '8;  
EX(2,201) ;  CALL POP(0. I .TEMPA,SP);  PCN=TEMPA; 
CALL POP(0.1TTEMPA.SP);  PCN=PCN+256»TEMPA ;GOTO TIMER: 
PUSH POP GROUPS FOR 80 * /  
EX(2,137) :CALL PUSH(1.0TP.SP);CALL PUSH(1,0,C,SP):  GOTO TIMER; 
FX( 2 ,133) :  CALL OOP<0•1.C.SP) ;CALL POP(0.1 »B•SP);GOTO TIMER: 
EK(2,213) :  CALL PUSHC1,0.O.SP):  CALL OUSH<1,0.5,SP):  GOTO TIMER: 
=X(2,239) :  CALL POP(0.1,E,SP);  CALL POP(0,1,O.SP):  GOTO TIMER: 
FX(2,229) :  CALL PUSH(1,0,H,SP):  CALL PUSH(1,0,L,SP):  GOTO TIMER: 
FX<2,225) :  CALL POP(0, I ,L ,SP):  CALL POP (  0 ,11H,SP):  GOTO TIMER: 
EX(2,245) :  CALL PUSH(1,0,A.SP):  
TPMPA = S| |Z | | *O*B| |AC| |*O*B| |P| |M*B|1CY; 
CALL OUSH(1,0,TEMPA,SP):  GOTO TIMER: 
EX(2,241) :  CALL POP(0,1.TEMPA,SP):  TST=TEMPA: S=SUBSTR(TST,1,1) :  
Z=SU9STP(TST,2,1) :  AC=SUBSTR(TST,4,1) :  P=SUBSTR(TST,6,1) :  
CY=SUBSTF(TST,8,1) :  CALL P0P(0,1,A,SP);  GOTO TIMER: 
/* 
CALL GSOUP FOP 80 * /  
= X(2.196) :  IF(- .Z)  THEN GOTO PCAL80:  GOTO 
EX(2,204) :  IF(  Z)  THEN GOTO OCALBO: GOTO 
FX (2 ,212) :  IF(- ICY)THEN GOTO PCAL80:  GOTO 
EX(2,220) :  IF(CY) THEN GOTO «CALSO: GOTO 
= X (2 ,228) :  IF(- ,P)  TH=N GOTO PCAL80:  GOTO 
EX(2,236) :  IF(  P)  THEN GOTO PCALSO :  GOTO 
EX (2 ,244) :  1F(- .S)  THEN GOTO PCAL80:  GOTO 
EX(2.252) :  !F(  S)  THEN GOTO PCAL80:  GOTO 
PC ALSO: DELTSW = '1*B:  
EX( 2 ,205) :  TEMPA=C PCN-MOD(PCN,256)  ) /256:  
TFMPA=MOD(PCN,256) :CALL PUSH(1,0,TEMPA,SP):CALL FETCH<TEMPA,PC+I)  
;PCN=TEMPA:CALL FETCHFTEMOA,PC+2):  PCN=PCN+256*TEMPA:G0T0 TIMER: 
PST GROUP FOP 80 * /  
EX(2,109) :  TEMPA=(PC-M0D(PC,256)) /256:  CALL PUSHC1,0.TEMPA,SP)Î  
TEWDA = M0D(PC,2S6):  CALL PUSH(I ,0 .TEMPA,SP):PCN= 0 :  GOTO TIMER: 
EX(2,207) :  TEMPA=(PC-M0D(PC,256)) /256:  CALL PUSH(1,0,TEMPA,SP):  
TEMPA=M0D(PC,256) :  CALL PUSH(I ,0 .TEMPA,SP):PCN= 8 :  GOTO TIMER: 









CALL PUSH(1,0,TEMPA,SP);  
TPMOA = MOD(PC#256) ;  CALL PUSH(I ,0 .TEMPA.SPI ;PCN=16 ;  GOTO TIMEP; 
EX(2,223) :  TEMPA=(oc-MOD(PC.256)) /256;  CALL PUSH(1,0.TEMPA,SP);  
TEMPA = M00(PC.256) ;  CALL PUSH(1,0.TEMPA.SP) ;PCN = 24 ;  GOTO TIMER: 
EX(2.231) :  TEMPA=(PC-M0D(PC.256)) /256;  CALL PUSH(1,0.TEMPA.SP);  
TRMPA=M00(PC.256) ;  CALL PUSH(1,0.TEMPA,SP);PCN=32;  GOTO TIMER: 
EX(2.239) :  TEMPA=(PC-M00FPC.256)) /256;  CALL PUSHCI »0.TEMPA.SP):  
TCWPA=M0C(PC.256) ;  CALL PUSHC1.0.TEMPA.SP);PCN=40;  GOTO TIMER: 
=X(2.247) :  TEMPA=(PC-MOD(PC.256)) /256;  CALL PUSH(1.0.TEMPA.SP) :  
TEMPA=M0D<DC.256) :  CALL PUSH(1,0.TEMPA,SP):PCN=48:  GOTO TIMER: 
EX(2.255) :  TEMPA=(PC-M0C(PC,256)) /256:  CALL PUSH(1.0.TEMPA.SP):  
'FMPA=M0D(PC,256) :  CALL PUSH(1,0•TEMPA.SP):PCN=56;  GOTO TIMER: 
/ *  80 OCHL, XCHG. SPHL,  LDA, STA,  NOP * /  
FX(2,233) :  PCN=256*H+L:  GOTO TIMER: 
FX(2,235) :  TEMPA=H: H=D:D=TEMPA:TEMPA=L:L = E:F=TEMPA: GOTO TIMER: 
EX(2,249) :  SP=256*H+L:  GOTO TIMER: 
EX(2.59) :  CALL FETCH(TEMPA.PC+L):  TPOIN=TEMPA; 
CALL FETCH(TEMPA.PC+2) :  TP0IN=TP0IN+256*TEMPA;  
CALL FETCH(A.TPOIN):  GOTO TIMER: «  
EX(2.50) :  CALL FETCH(TEMPA,PC+I) :  TPOIN=TEMPA: ^  
CALL FETCH(TEMPA,PC+2):  TP0IN=TP0IN+2S6*TEMPA: 
CALL STORE(A.TOOIN):  GOTO TIME*;  
FX(2,0) :  GOTO TIMER: 
/ *  HALT GROUP FOR 08 AND 80 * /  
EX(1,0) :  EX(1,1) :  EX(1,255) :  EX(2.118) :  INHIB=*1*8:  GOTO TIMER: 
/ *  PST GROUP FOR 08 $ /  
EX(1.5) :  TEMPA=0:  GOTO RST08:  
EX(1.13) :  TEMPA=I;  GOTO RSTOS: 
FX(I .21) :TFMPA=2:  GOTO RSTOS: 
EX(1.29) :  TEMPA=3:  GOTO RST08:  
FX(1,37) :  TEMPA=4:  GOTO RSTOS: 
EX(1,45) :  TEMPA=5:  GOTO RST08:  
EX(1,53) :  TEMPA=6:  GOTO RST08:  
FX(1,61) :  TEMPA=7:  GOTO RST08:  
OST08:  STK08(SP08)=«CN: SP08=MOD(SP08+1.8) :  PCN=TEMPA*8:  GOTO TIMER: 

















, 6 6 ) :  
,  4 ) :  
.92 )  :  
.90 ) :  
.9? )  :  
. 1 0 6 ) :  
( 1 . 1 1 4 ) :  
( 1 . 1 2 2 ) :  
IF( - .CY) THEN GOTO CALL08;  ELSE GOTO TIMER; 
IF(- .Z)  THEN GOTO CALLOe; ELSE GOTO TIMER: 
IF(- IS)  THEN GOTO CALLOQ; ELSE GOTO TIMER; 
1F(- .P)  THEN GOTO CALLOS: ELSE GOTO TIMER; 
IF(CY) THEN GOTO CALL09;  ELSE GOTO TIMER: 
IF(Z)  THEN GOTO CALLOS: ELS= GOTO TIMER; 
1F(S)  THEN GOTO CALLOB: ELSE GOTO TIMER: 
IF  (P)  THEN GOTO CALL08;  ELSE GOTO TIMER: 
LLoe:  FX( I ,70) :  EXTI .^E) :  EX(I .86) :  EX(I .94) :  EX(I , IO2) :  
(1 .110) :  Ex(1.118) :  EX(I«I26) :  STK0e(SP08)=PCN; DELTSW=*I  
SPOE=MCD(SEO8+I ,8) ;  CALL FETCH(TEMPA.PC+I) ;  OCN=TEMPA; 




























.3 )  
.11): 
.19): 
.27 ) :  
.35 )  :  
.43 )  :  
.51 )  :  
.59 )  :  
IF(- .CV)  THEN GOTO RET08:  ELSE GOTO TIMER:  
IF(^Z)  THEN GOTO OET08 ;  ELSE GOTO TIMER;  
IF(- ,S)  THEN GOTO REToe; ELSE GOTO TIMER; 
IF(- .P)  THEN GOTO RETOS; ELSE GOTO TIMER: 
le (CY)  THEN GOTO RETOS: ELSE GOTO TIMER: 
IF  (Z)  THEN GOTO RETOe;  ELSE GOTO TIMER:  
IF(S)  THEN GOTO RET08:  ELSE GOTO TIMER:  
IF  (P)  THEN GOTO RET08;  ELSE GOTO TIMER: 
T08:  Ex( i ,7) :  EX( i . i5 ) :  EX( i ,23) :  Ex( i ,3 i ) :  Ex( i .39) :  
(1 .47) :  EX(1.55) :  EX(1,63) :  SP08=M0D(SPOe+7.8)  ;  
CN=STK08(SP08) ;  DELTSW = M*B;  GOTO TIMER; 
I  NX OCX GDOUP » /  
(2 .  3) :  CALL ADDCC.C.O.•1«B.CVT.ACT.ACT.ACT.ACT.ACT) ;  
CALL AOD(B.B,O.CYT,CYT.ACT,ACT.ACT,ACT.ACT) ;  GOTO TIMER:  
(2 .19) :  CALL AOOtE.E.O.»I 'B .CYT.ACT.ACT.ACT.ACT.ACT) ;  
CALL AOD(D.D.O.CYT,CY" ' .ACT.ACT.ACT.ACT.ACT) ;  GOTO TIMER; 
(2 ,35) :  CALL ADD(L,L,0, •1•B.CYT,ACT.ACT,ACT»ACT,ACT);  
CALL ADD(H,H,0,CYT,CYT,ACT,ACT,ACT ,ACT,ACT) :  GOTO TIMER:  
(2 .51) :  SP=SP+1; IF(SP>65535)THEN SP=0:  GOTO TIMER:  
(2 ,11) :  CALL A0D(C,C,255.•O'B.CYT,ACT,ACT.ACT.ACT,ACT) ;  
CALL ADD(8,8.255.CYT.CYT,ACT.ACT.ACT.ACT.ACT) ;  GOTO TIMER 
(2 .27) :  CALL ADD(E.E.255.*0*B.CYT.ACT.ACT,ACT,ACT,ACT) ;  
CALL A0D(0.D.255FCYT.CYT.ACTFACT.ACT.ACT.ACT);  GOTO TIMER; 
EX(2,43) :  CALL ADD(L»LI255,•0•BTCYTTACT,ACTTACT,ACT.ACT>;  
CALL ADD(H,H,25S,CYT,CYT,ACT,ACT,ACT,ACT,ACT);  GOTO TIMER: 
EX(2,59) :  SP=SP- i :  IP (SP<0)  THEN SP=65535;  GOTO TIMER: 
/ *  60 DAD GROUP * /  
EX(2,  ?>:  CALL ADD(L.L#CT*0*3,CY,ACT,ACT,ACT.ACT.ACT);  
CALL ADO(H,H,B.CV»CY.ACT,ACT»ACT,ACT,ACT);  GOTO TIMER: 
EX(2,25) :  CALL ADD(L,L*E««O*B.CY»ACT,ACT,ACT,ACT.ACT I  ;  
CALL ADD(H,H,D,CY,CY,ACT,ACT,ACT,ACT,ACT):  GOTO TIMER: 
=X(2,41) :  CALL ADD(L,L,L,*0 'B,CY,ACT,ACT,ACT,ACT,ACT):  
CALL A00(H,H»H,CY,CY.ACT.ACT,ACT .ACT.ACT):  GOTO TIMER: 
EX(2,57) :  T=M=A=M00<SP,256) :  
CALL ADD(L,L,TEMPA, '0 '8 ,CV,ACT,ACT,ACT,ACT,ACT):  
T5VPA=(SP-TPMPA)/256;  
CALL ADD{H,H,TEMPA,CY,CY,ACT,ACT,ACT,ACT,ACT);  GOTO TIMER: 
/ *  L4LD SHLD FOR 80 * /  
5X(2,42) ;  CALL FETCH(TEMPA,PC+1):  TPOIN=TFMPA: 
CALL FETCH(TEMPA,PC+2):  TP0IN=TP0IN+256*TEMPA: 00 
CALL FFTCH(L,TPOIN):CALL FETCH(H,TPOIN+I) ;  GOTO TIMER: ^  
EX(2 ,34) :  CALL FETCH(TEMOA,PC+L):  TPOIN=TFMPA: 
CALL FETCH(TEMPA ,PC + 2)  :  TPOI N=TPOI N-F 256»TEMPA :  
CALL STOPF(L.TPOIN):  CALL STORE(H,TPOIN+L):  GOTO TIMER: 
/ *  BO CMA,5TC,CMC,EIFOI,XTHL * /  
=x(2,47) :  A=255-A:  GOTO TIMER: 
FX(2,55) :  CY=*1*B;  GOTO TIMER: 
FX(2,63) :  CY=-.CY;  GOTO TIMER: 
FX(2,251) :  INTE='1*B:  GOTO TIMER: 
EX(2,243) :  INTE=#0'8:  GOTO TIMER: 
FX(2,227) :  TEMPA=L:  CALL FETCH(L,SP):  CALL STORE(TEMPA,SP);  
T=MPA=H: CALL FETCH<H,SP+1):  CALL STORE < TEMPA ,  SP«-1 )  ;  GOTO TIMER: 
/ *  IN^EL INPUT GROUP * /  
EX(1,65) :  CALL TELIN(A.O);  GOTO TIMER: 
FX(1,67) :  CALL TELLN(A,L) ;  GOTO TIMER: 
=X( I ,69) :  CALL TELIN(A,2) :  GOTO TIMER: 
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EX(1,64) :  le (^CY)  THEN GOTO JMPS;  ELSE GOTO TIMER:  
EX(1,104) :  1F(Z)  THEN GOTO JMPB:  ELSE GOTO TIMER:  
EX (  1  ,72)  :  IF(- .Z)  THEN GOTO JMP8:  ELSE GOTO TIMER:  
EX < I  ,EO )  :  IF(- .S )  THEN G O T O  JMP8:  ELSE GOTO TIMER: 
FX(1,112) :  TF(S)  THEN GOTO JMPS:  ELSE GOTO TIMER:  
EX(1,120) :  IF(P)  THEN GOTO JMPS: ELSE GOTO TIMEP: 
EX (1 ,69) :  IF<- .P)  THEN GOTO JMPS:  ELSE GOTO TIMER:  
JMP8:  -X(L,68) :  EX(L,76) :  EX(1,84*:  EX(1,92) :  
EX(1,100) :  EX(1,108) :  EX(1,116) :  EX(1.124) :  
CALL FETCH(TFMPA,PC+1):  
PCN=TEMPA; 
CALL FETCH(TEMPA,PC+2);  
PCN=OCN+256*MOO(TEMPA,64) :  
/ *  DELTSW SHOULD MAKE TIMER USE INCREMENTED MACH TIME • /  
DELTSW=*1*B;  GOTO TIMER: 
/ *  JUMP G90UP FOR 80 * /  
EX (2 ,194) :  IF( - .Z)  THEN GOTO JMP80:  ELSE GOTO TIMER:  
5X(2,202) :  IF(Z)  THEN GOTO JMP80;  ELSE GOTO TIMER:  oo 
EX (2 ,210) :  IF( - ,CY)  THEN GOTO JMP80:  ELSE GOTO TIMER:  ^  
EX(2,218) :  IF(CY)  THEN GOTO JMP60:  ELSE GOTO TIMER:  
FX (2 ,226) :  1F(- ,P» THEN GOTO JMP80:  ELSE GOTO TIMER: 
EX(2,234) :  IF(P)  THEN GOTO JMP80:  ELSE GOTO TIMER: 
EX(2,242) :  IF( - .S)  THEN GOTO JMPBO: ELSE GOTO TIMER: 
EX(2,250) :  IFCS) THEN GOTO JMP80:  ELSE GOTO TIMER: 
JMOEO: Ex(2, i95) :  CALL FETCH(TEMPA,PC+I)  :  
OCN=TEMPA: 
CALL FETCH(TEMPA,PC+2):  
PCN=OCN+256*TEMPA: GOTO TIMER: 
/ *  POTATE GPOUP FOP 08 & 80 * /  
EX(1,2) :  EX(2,7) :  IF(A>127)  THEN CY=*1*8:  ELSE CY=*0*8:  
A=M00(2*A,2S6) :  
IF(CY) THEN A=A+1:  
GOTO TIMER: 
EX(1,10) :  EX(2,15) :  IF(M00(A.2) - .  =  0  )  THEN CY='1 'B:  ELSE CV=*0*B:  
A=(A-M0D(A,2)) /2 ;  
IF(CY) THEN A=A+129;  
GOTO TIME5;  
EX (1 ,18) :  EX(2,23) :  IF(CY) THEN A=2*A+I ;  ELSE A=2»A;  
I=(A>255)  THEN CY='1*B;  ELSE CY='0 '8 ;  
A=MOO(A,256) :  
GOTO TIME<=;  
EX<1.26) :  EX(2«31) :  IF(CY) THEN A=A+256;  
IF  (M00( A ,2) - .=0 )  THEN CY='1*B;  ELSE CY='0*8;  
A=(A-MOO(A,2)) /2 ;  
GOTO TIMEP; 
/ *  83 LOAX STAX AND LXI 'S * /  
FX(2,2) :  TP0IN=256*B+C; GOTO STAX; 
EX(2,13) :  TP0IN=256*D+E: GOTO STAX: 
STAX: CALL STOPE(A,TPOIN);  GOTO TIMER; 
EX(2,10) :  TP0IN = 256*9+ C ;  GOTO LDAX; 
EX(2,26) :  TP0IN=256*D+E; GOTO LDAX: 
LDAX: CALL FETCH(A,TPOIN);  GOTO TIMER: 
EX(2,1) :CALL FETCH{B,PC+2);  CALL FETCH(C,PC+1);  GOTO TIMER ;  
EX(2,1^) :  CALL FETCH(0,PC + 2)  ;  CALL FETCH(E,PC + 1) ;  GOTO TIMER 
FX(2,33) :  CALL FETCH(H,PC+2);  CALL FETCH(L,PC+1);  GOTO TIMER 
EX(2,49) :  CALL FETCH(TEMPA,PC + L)  ;  SP=TEMPA ;  
CALL FETCH(TÇMPA,PC+2);  SP=SP+256*TEMPA; GOTO TIMER: 
/ *  IMC OCQ GROUP * /  
EX(1,8) :  EX(2,4) :  CALL ADD(B•B*0,•1•B,DS•ZT5•P*ACTV);  
GOTO TIMER; 
EX(1,16) :  EX(2,12) :  CALL ADO(C.C,0 ,  • 1•B,DB,Z,S,P,AC » V) ;  
GOTO TIMER; 
EX(1,24) :  FX(2,20) :  CALL ADO(O#0.0,• I •B,08•Z,S.P.AC.V) ;  
GOTO TIME»;  
EX(1,32) :  EX(2,28) :  CALL ADD(E,E.0,•1•B,DB,Z.S,P,AC.V) ;  
GOTO TIMER; 
EX(1,40) :  EX(2,36) :  CALL ADDCH,H•0••1•B,DB•Z,S,P.AC,V) ;  
GOTO TIMER; 




EX(2,52) :  CALL FETCH(TEMPA,256*H+L);  
CALL ADD<TEMPA,TEYPA,0, '1 'B,D8,Z,S,P,AC,V) :  
CALL ST0RE(TEMPA,256*H+L>;  GOTO TIMER: 
EX(2,60) :  CALL ADD(A,A,0,*1 'B,DB,Z,S,P,AC,V) ;  GOTO TIMER: 
FX(1,9) :  EX(2,5) :  CALL A00<B,B,255••0•B.OB.Z•S»P» AC.V) ;  
GOTO TIMER: 
E X D . L ' ) ;  E X ( 2 , 1 3 ) :  C A L L  A O D (  C ,  C  .  2 5 5  .  • 0  •  B  ,  D B  .  Z,  S  •  P .  A C  .  V )  :  
GOTO TIMED; 
Ex( l ,25) :  EX(2,21)  
GOTO TIMEO; 
E X ( 1  , 3 3 ) :  F X ( 2 . 2 9 I  
GOTO TIMES;  
EX(  1  ,41 )  :  £X(2,37)  
GOTO TIME»;  
EX(1,49) :  EX(2,45)  
GOTO TIMER: 
EX( 2 , 5 3 ) :  C A L L  F E T C H ( T E M P A , 2 5 6 * H + L ) :  
CALL ADD(TEMPA,TEMPA.255,*0*B,D9,Z,S,P,AC,V) :  
CALL ST0RE(TEMPA,256*H+L);  GOTO TIMER: 
E X ( 2 , 6 1 ) :  C A L L  A D D ( A • A , 2 5 5 , • 0 « B , D B . Z # S , P . A C , V ) :  G O T O  T I M E R  
IMEOTATE OP GROUP * /  
E X ( 1 , 4 ) :  E X ( 2 , 1 9 8 ) :  C A L L  F E T C H ( T E M P A , P C + 1 ) :  G O T O  A D D G :  
CALL A00(D,D.255,•0«B*DPtZ,S,P,AC,V) :  
CALL AOD(E,E•255*«O* B,DBtZ,S•P,AC *  V) ;  
CALL ADO(H,H,25S««0*  B.OB.Z*  S,P*AC*V)  
CALL ADD(L,L•255,*0*  6 ,DB*Z*  S,P*AC*V)  
EX(1 ,12)  :  
FX(1 .20)  :  
EX(1 ,29) :  
EX(1,36) :  
EX (  1 .44 )  :  
EX (1 ,52) :  
EX(  1  .60 )  :  
ADD GROUP 
EX (1 .129) :  
FX(1 .129) :  
EX(1.130) :  
EX(1,131) :  
FX(1.132) :  
EX(2,206) :  
FX(2.214) :  
EX(2.222) :  
=X(2,230) :  
EX(2,238) :  
EX(2.246) :  
EX(2.254) :  
* /  
EX(2.135) :  
FX(2,128) :  
EX(2.129) :  
EX(2.130 )  :  
EX( 2 .  131 )  :  
CALL FETCHCTEMPA.PC+L):  GOTO ADCG: 
CALL FETCH(TEMPA,PC+1):  GOTO SUBG: 
CALL FETCH(TEMPA.PC+L):  GOTO SBBG: 
CALL FETCH(TEMPA.PC+1):  GOTO ANAG: 
CALL FETCHCTEMPA,PC+L):  GOTO XRAG: 
CALL FETCHCTEMPA.PC+1);  GOTO ORAG: 
CALL FETCH(TEMPA.PC+1);  GOTO CMPG: 
TEMPA=A; GOTO ADDG: 
TEMPA=B; GOTO ADDG: 
TEMPA=C: GOTO ADDG: 
TEMPA=D; GOTO ADDG: 
TFMPA=E; GOTO ADDG: 
; 
FX {  1  133) :  EX( 2 .  132 )  :  TEMPA=H; GOTO ADDG; 
FX( 1  134) :  EX( 2 ,  133)  :  TEMPA=L;  GOTO ADDG; 
EX (  1  135) :  EX( 2 .  134) :  CALL FETCH(TEMPA,256*H+L);  GOTO ADDG X 
A3DQ CALL ADD (A .A «TEMPA,«O* B.  CY.2 .S.P.AC.V) ;  GOTO TIMER: 
EX (  1  1 36)  :  EX(2,  143)  :  TEMPA=A; GOTO ADCG; 
EX (  1  137)  :  EX(2.  136) :  TEMPA=B; GOTO ADCG; 
EX (  1 138) :  FX(2,  137)  :  T=MPA=C ;  GOTO ADCG: 
FX {  1  139) :  EX( 2T 138)  :  TEMPA=D: GOTO ADCG; 
FX (  1  140) :  5X(2,  139 )  :  TEMPA=E; GOTO ADCG; 
FX (  1  141) :  EX( 2 ,  140 )  :  TEMPA=H; GOTO ADCG; 
FX (  I  142) :  = X(2,  141) :  TEMPA=L;  GOTO ADCG; 
EX {  1  143)  ;  EX{ 2 ,  142)  :  CALL FETCH(TEMPA,256*H+L);  GOTO ADCG F 
A3CG CALL AODCA ,A.TEMPA,CY,CY •Z.S.P.AC.V) ;  GOTO TIMER $ 
FX (  1  144) :  EX(2,  151) :  TEMPA=A; GOTO SUBG; 
FX (  1  145)  :  FX( 2$ 144 )  :  TEMPA=B; GOTO SUBG; 
FX (  1  146)  :  FX( 2 ,  145)  :  •EMPA=C; GOTO SUBG; 
FX (  1  147)  :  EX(2,  146) :  TEMPA=0;  GOTO SUBG; 
FX (  1  148)  :  EX( 2« 147 )  :  TEMPA=E; GOTO SUBG; 
EX (  1  149) :  EX( 2 .  148) :  TEMPA=H; GOTO SUBG; 
EX (  1  150)  :  EX( 2 ,  149)  :  TEMPA=L;  GOTO SUBG; 
EX (  1  151) :  EX( 2T 150)  :  CALL FETCH(TEMPA,256*H+L);  GOTO SUBG F 
SJBG CALL ADD* A .A, (255-TEMPA) •  •  I *B.CY,Z.S.P#AC# V) :  
1  = MACH = 2)  THEN CV= - ICV;  GOTO TIMER; 
FX C 1  152) :  EX( 2 .  159) :  TEMPA=A; GOTO SBBG; 
EX (  1  153)  :  EX( 2 .  152)  :  TFMPA=B; GOTO SBBG; 
FX (  1  154)  :  EX( 2T 153) :  TEMPA=C: GOTO SBBG; 
EX (  1  155) :  EX( 2 .  154)  :  TEMPA=D; GOTO SBBG; 
FX (  1  156)  :  EX(2,  155)  :  TEMPA=E; GOTO SBBG; 
FX (  1  157) :  FX( 2 ,  156)  :  TEMPA=H; GOTO SBBG; 
FX (  1  158) :  EX(2,  157)  :  TEMPA=L;  GOTO SBBG; 
EX (  1  159)  :  FX( 2 .  158) :  CALL FETCH(TEMPA,256*H+L);  GOTO SBBG ; 
S38Q IF(MACH=2) THEN CY=-^CY; CALL A00(ATA.(255-TEMPA) •  CY.  CY.Z,  
S.C >.AC.V) ;  IF(MACH= 2)  THEN CY=-.CY;  GOTO TIMER: 
EX{ I  160 )  :  EX( 2 .  167)  :  TEMPA=A; GOTO ANAG; 
EX (  1  161) :  EX( 2 ,  160 )  :  TEMPA=B; GOTO ANAG; 
EX (  1  162 )  :  EX(2.  161) :  TEMPA=C ;  GOTO ANAG; 
EX (  1  163)  :  FX( 2 ,  162 )  :  TEMPA = D ;  GOTO ANAG: 
FX (  1  164)  ;  EX( 2 ,  163)  :  TEMPA=E; GOTC ANAG; 
SX (  L 165)  :  EX( 2 .  164 )  :  TEMPA=H; GOTO ANAG; 
EX (  L 166) :  EX( 2 ,  165)  :  TEMPA=L;  GOTO ANAG; 
FX (  1  167)  ;  FX( 2 ,  166 )  :  CALL FETCM(TEMPA,256*M+L) ; GOTO ANAG; 
AM AG A=BOCL(A.TEMPAT *0001*8) ;  GOTO LOGG; 
EX (  1  168) :  EX( 2# 175 )  :  TFMPA=A; GOTO XPAG; 
EX (  1  169)  :  EX( 2 .  168)  :  TEMPA=B; GOTO XRAG; 
EX {  1  170) :  EX( 2 ,  169 )  :  TEMPA = C î  GOTO XPAG; 
FX (  1  171) :  EX(2,  170 )  :  TEMPA=O; GOTO XPAG; 
EX (  1  172)  :  EX( 2# 171) :  TEMPA=E; GOTO XPAG; 
FX (  L 173) :  EX< 2 ,  172 )  :  TEMPA=H; GOTO XPAG; 
EX( 1  1^4) :  FX( 2 .  173) :  TEMOA=L;  GOTO XPAG; 
FX (  L 175)  :  EX( 2# 174)  :  CALL FETCH(TEMPA,256*H+L) ; GOTO XPAG; 
X= AG A=900L(A.T EMPA, •0110*0) ;  GOTO LOGG; 
FX( I  176):  FX( 2 ,  183) :  TEMPA=A; GOTO OPAG; 
EX (  1  177) :  EX(2.  176)  :  TEMPA=B; GOTO ORAG; 
FX {  1  178)  :  FX( 2 ,  177 )  :  TEMPA=C; GOTO OPAG; 
EX (  !  179) :  EX( 2 ,  178)  :  TFMPA=O; GOTC OPAG; 
FX (  1  190) :  FX< 2 ,  179) :  TEMPA=E; GOTO OPAG; 
EX {  1  181) :  EX(2,  190) :  TEMPA=H; GOTO OPAG; 
FX (  1  192) :  EX( 2 ,  181) :  TFMPA=L;  GOTO OPAG :  
FX (  1  193)  ;  EX( 2 ,  182)  :  CALL FETCH(TEMPA,256*H+L) ; GOTO OPAG; 
05 AG A=300LCA,TEMPA,  *0111*8) :  GOTC LOGG; 
L3GG CALL LFLAGS(CV, z,s,p,A); GOTO T iMPp;  
EX (  1  194)  :  EX(2,  191 )  :  TFMPA=A: GOTC CMPG; 
EX (  I  I«5) :  EX( 2 .  194)  :  TEMPA=8;  GOTO CMPG; 
EX (  1  196) :  FX( 2 ,  185)  :  TFMPA=C; GOTO CMPG; 
EX (  L 137)  :  EX( 2 .  186)  :  TEMPA=D; GOTO CMPG; 
FX (  1  198) :  EX< 2 ,  187)  :  TEMPA=E; GOTO CMPG; 
EX( L 199) :  FX( 2 ,  188)  :  TEMPA=H; GOTO CMPG; 
EX (  1  190)  :  EX( 2F 189) :  TEMPA=L;  GOTC CMPG; 
EX < 1  191) :  FX(2,  190)  :  CALL FETCH(TEMPA,256*H+L) ; GOTO CMPG; 
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(1 ,250) :  EX(2TLL3) :  CALL 
(1*251) :  EX(2.114) :  CALL 
(1 .252) :  EX(2,115) :  CALL 
(1 .253) :  FX(2.116) :  CALL 
(1 .254) :  EX(2,117) :  CALL 
A F09 00 AND IS 
( 2 , 3 9 ) :  E X ( 3 . 2 5 ) :  C Y T = C Y ;  A C T = ' O * e ;  
IF(M00(A,16)>9|AC) THEN DO: 
CALL ACQ(A,A,6,•0*B,CV.2,S.P,AC«V);  
CYT=C Y|CVT;  
1=(A> = 145|CYT) THEN CALL AOO<A,A ,96,•0•B.CY,Z,S.P.AC,V)  
CY=CY|CYT;  AC=ACT; GOTO TIMER; 
ANCH GROUP FOR 60 * /  
ACT=AC; END; 
(3 ,32)  
(3 .34)  
(3 .35)  
(3  ,36)  
(3 ,37 )  
(3 ,39)  
(3 ,39)  
(3,40 )  
(3 ,41 )  
(3 .42)  
(3 .43)  
(  3 ,44 )  
(3 ,45)  
(3,46 )  
(3 ,47)  
ADDA 
PCN=AOX; GOTO TIMER; / *  BRA * /  
1F(-,(CY|Z)) THEN PCN=ADX; GOTO TIMER; 
!F(CY|Z) THEN PCN=ADX; GOTO TIMER; 
IF(-.CY) THEN PCN=AOX; GOTO TIMER: 
I=(CY) THEN PCN=ADX; GOTO TIMER: 
IFC-tZ) THEN PCN=ADX; GOTO TIMER: 
IF(Z) THEN PCN=AOX; GOTO TIMER: 
IP(-iV) THEN PCN=AOX: GOTO TIMER: 
IF(V) THEN PCN=ADX; GOTO TIMER: 
IF(^S) THEN PCN=AOX; GOTO TIMER: 
IF(S) THEN PCN=AOX; GOTO TIMER: 
IF(S&V |-.S&-»V) THEN PCN = AOX; GOTO 
IF(-.S&V| S&-«V) THEN PCN=ADX; GOTO 
IF(-,(Z|-.S&V|S&-»V) ) THEN PCN=ADX; 
TF(Z|-iSev|S&-.V) THEN PCN=ADX: GOTO TIMER: 
ADDS ABA ADCA ADCB LDAA LDAB STAA STAB */ 












GOTO TIMER; /*BGT*/ 
/*BLE*/ 
vo N) 
(3,139): EX(3,155): EX<3,171): EX(3,107): CALL FETCH(TEMPA,ADX); 
CALL ADD(A,A,TEMPA,*0'B,CY,Z,S,P,AC,V): GOTO TIMER: 
(3,203): EX(3,219): EX(3,235): EX(3,251): CALL FETCH<TEMPA,ADX); 
CALL ADD(B,B,TEMPA,*0'B,CY,Z,S,P,AC,V): GOTO TIMER: 
(3,27): CALL ADD(A,A,B,•0*B,CY,Z ,S,P,AC,V); GOTO TIMER: 
(3,137): EX(3,153): EX(3,169): EX(3,105): CALL FETCH(TEMPA,ADX); 
CALL ADD(A,A,TEMPA,CYTCY,Z.STP.ACTV);  GOTO TIMER: 
EX(3,201) :  EX(3.217) :  EX(3.233) :  EX(3,249) :  CALL FETCH* 
CALL A0D(8,8,TEMPA,CY,CY,Z,S,P,AC,V) ;  GOTO TIMER: 
EX(3,134) :  =X(3,150) :  EX(3TI66) :  EX(3,182) :  CALL FETCH( 
CALL LFLAGS(VTZ,S»P#A);  GOTO TIMER: 
EX(3,198) :  EX(3,214) :  EX(3,230) :  EX(3,246) :  CALL FETCH( 
CALL LFLAGS(V,Z,S»P,B) :  GOTO TIMER; 
TEMPA,ADX):  
A.ADX):  
3,ADX )  ;  
FX(3,151) :  EX(3,167) :  EX(3,183) :  
CALL STORE(A,AOX):  GOTO TIMER; 
EX(3,215) :  =X(3,231) :  EX(3,247) :  
CALL STOPEO, ADX )  :  GOTO TIMER: 
69 TAB T3A PSHA PSHB PULA PULB 
CALL LFLAGS(V,Z.S,P,A)  
CALL LFLAGS(V,Z,S,P,B)  
EX(3,22) :  
EX(3,23) :  
EX (  3 ,54 )  :  
EX (3 ,55 )  :  
EX(3,50) :  
EX(3,51) :  
CALL LFLAGS(V,Z,S,P,A)  
CALL LFLAGS(V,Z,S,P,B)  
CALL PUSH(0,1,A,SP);  
»/ 
; 8= A 
;  A=B 
GOTO 
;  GOTO 
;  GOTO 
TIMER :  
TIMER: 
TIMER: 
CALL PUSH(0,1,B,SP) ;  GOTO TIMER:  
CALL POD(1,0,A,SP) ;  GOTO TIMER: 
CALL P0O(1,0 ,B,SP) ;  GOTO TIMER:  
68 AND* ANOB OPAA ORAB EOPA EORB BITA BITS 
FX(3,132) :  EX(3,148) :  EX(3,164) :  EX(3,180 
A=803L(A.TEMPA, '0001 ' ) ;  CALL LFLAGS(V,Z 
EX(3,136) :  EX(3,212) :  EX(3,228) :  EX(3,244 
B=BDOL(8,TEMPA,*0001•) ;  CALL LFLAGS(V,Z 
FX(3,138) :  EX(3,154) :  EX(3,170>:  EX(3*186 
A =  30DL<A,TEMPA,*011 I •  ) ;  CALL LFLAGS(V,Z 
EX(3,202) :  EX(3,218) :  EX(3,234) :  EX(3,250 
B=903L(B,TEMPA,*0111 ' ) :  CALL LFLAGS(V,Z 
EX(3,136) :  EX(3,152) :  EX(3,168) :  EX(3,184 
A=gOOL(A,TEMPA,*01 l0*) ;  CALL LFLAGS(V,Z 
EX(3,200) :  EX(3,216) :  EX(3,232) :  EX(3,248 
8  = B00L(B,TEMPA,•0110*» ;  CALL LFLAGS(V,Z 
EX(3,133) :  EX(3,149) :  EX(3,165) :  EX(3, I81 
TEMPA=B00L(A,TEMPA,•0001*) ;CALL LFLAGS(V,Z,S,P,TEMPA) 
FX(3,197) :  EX(3,213) :  EX(3,229) :  EX(3,24S) :  CALL FETCHC 
TEMPA=BOOL(B,TEMPA,*000:* ) :  CALL LFLAGS(V *Z*S*P*TEMPA) 
*/ 
:  CALL FETCH( 
S*P,A) :  GOTO 
:  CALL FETCH( 
S,P,3) :  GOTO 
:  CALL FETCH! 
S,P,A) :  GOTO 
:  CALL FETCH* 
S,P,B) ;  GOTO 
:  CALL FETCH( 
S,P,A) ;  GOTO 
:  CALL FETCH( 
S,P,B) :  GOTO 








TIMER ;  
TEMPA,ADX) 
TIMER :  
TEMPA,ADX) 





69 SUBA SBCA CMPA 5UBB SBC3 CMPB * /  
EX(3*1?8) :  EX(3,144) :  EX(3,160) :  EX(3,176) :  CALL FETCHfTEMPA,AOX);  
CALL ADD(A,A, (255-TEMPA), '1 'B,CY,Z,S,P,DB,V) ;  CY=- .CV;  GOTO TIMER 
EX(3,130) :  EX<3,146) :  EXC3. I62) ;  EX(3,178) :  CALL FETCH!TEMPA,ADX);  
CY=-»CY;  CALL ADD!  A.A,  (255-TEMPA) fCY ,CY,Z,S,P,DB,V) ;  CY=- .CY;  
GOTO TIME»;  
EX!3.129) :  EX!3t l4S) :  EX!3,161) :  EX!3, I77) :  CALL FETCH!TEMPA,ADX) ;  
CALL ADD(TEMPA,A, !255-TEMPA).*  l *B.CY,2tS.P#D3.V) ;  CY=- tCY ;  
GOTO TIMFO; 
EX!3,192) :  EX!3,208) :  EX!3,224) :  EX!3,240) :  CALL FETCH!TEMPA,AOX);  
CALL ADD(P,B, (255-TEMPA),*1*B,CY,Z,S,P,D8,V) ;  CY=-»CV;  GOTO TIMER 
EX!3,194) :  EX!3,210) :  EX!3,226) :  EX!3,242) :  CALL FETCH!TEMPA,AOX);  
CY=- .CY;  CALL ADD!  0 ,B,  !255-TEMPA )  ,  CY ,  C Y ,  Z ,  S #P ,  DB,  V )  ;  CY=- iCY;  
GOTO TIMEP; 
EX!3,193) :  EX!3,209) :  EX!3,225) :  EX!3,241) :  CALL FETCH!TEMPA,ADX);  
CALL ADD (TEMPA.B,  !255-TEMPA ) ,  •  1  •  B,CY,Z,S»P,OB,V)  ;  CY=- iCY ;  
GOTO TIMER; 
68 CPX DEX INX LDX STX * /  
EX!3,140) :  EX!3,156) :  EX!3,172) :  EX!3,188) :  C=MOD!INDX,256) ;  
0=! INJDX-C) /256 ;  CALL FETCH! TEMPA ,AOX+1 )  ;  
CALL ADD(E,C, !255-TEMPA),*1•B,0B2,0B3.S.P.P.V) :  
CALL FETCHCTEMPA,ADX);  
CALL A00(E,C, !255-TEMPA),DB2 ,DB2,2,S,P»P,V) ;  
Z=ZeOB3;  GOTO TIMEP:  
EX(3,9) :  INDX=INDX- i ;  IF( INDX<0)  THEN INDX=65535;  
IF ! INDX = 0)  THEN Z =  M*B;  ELSE Z= '0*9;  GOTO TIMER;  
5X!3,8) :  INDX=INOX+i ;  IF  !  IN0X>65535)THEN INDX=0;  
IF( INDX=0)  THEN Z= '1 'B;  ELSE Z= '0 'B;  GOTO TIMER:  
EX(3,206) :  EX!3,222) :  FX!3,238) :  EX!3,254) :  CALL FETCH!TEMPA,AOX);  
INDX=TEMPA*256 ;  CALL FETCH! TEMPA «ADX-f l  )  ;  INDX=INDX+TEMPA; 
V= '0 'B;  IF ! INDX=0)  THEN Z= '1*B;  ELSE Z= '0*B;  
IF  ! INDX>32767)  THEN S=•1•B;  ELSE S=*0*B;  
GOTO TIMEP;  
EX!3,223) :  EX!3,239) :  EX!3,255) :  C=MOD!INDX*256) ;  
0=! INDX-C) /256;  CALL STOPE!D,ADX);  CALL ST0PE!C,ADX+1) ;  
V=*0*B? IF(1NOX=0) THEN 2=*L*B;  ELSE Z=*0*B;  
IFCIN|DX>32767)  THEN S='L*8:  ELSE S = *0*B;  
GOTO TIMER; 
/»  63 NOD LOS STS INS OES TXS TSX * /  
EX(3,2) :  GOTO TIMER;  
EX(3,142) :  EX(3, :58) :  EX(3,174) :  EX(3,190) :  CALL FETCHCTEMPA.ADX);  
SP=TzMPA*256 ;  CALL FETCH!TEMPA.  ADX4-1 )  ;  SP=SP+TEMPA; 
V= ' 0 *8;  IF(SP=0)  THEN Z  =  M * B ;  ELSE z  =  * o * B ;  
IF(SP>32767)  THEN S=*1*B;  ELSE S=*0*B;  GOTO TIMER: 
EX(3,1S9) :  EX(3.175) :  EX(3,191) :  C=M0D(SP,256) ;  0=<SP-C) /256;  
CALL STOPE(D.ADX);  CALL STORE<C.ADX+1) ;  
V=*0*B;  IF(SP=0) THEN Z=*!*8:  ELSE Z="0*8:  
IF(SP>32767)  THEN SS' l 'B:  ELSE S=*0*B;  GOTO TIMER: 
EX(3,49) :  SP=SP+i ;  IF<SP>65535)  THEN SP=0:  GOTO TIMER:  
EX(3,52) :  SP=SP- i ;  IF(SP<0)  THEN SP=65535:  GOTO TIMER:  
EX(3.53) :  SP=INOX- i :  IF(SP<0)  THEN SP=6553S:  GOTO TIMER:  
EX<3.49) :  lNDX=SP+i ;  IF( INDX>65535)  THEN INDX=0:  GOTO TIMER: 
/»  60 (BSQ.JSR) RTS JMP TAP TPA * /  kd 
EX (3 ,141) :  EX(3,173) :  EX(3,189) :  C=MOD< PCN,  256)  ;  
D=(PCN-C) /256:  CALL PUSH(0,1,C,SP) :  CALL PUSH(0•1•D«SP);  
PCN=40X;  GOTO TIMER; 
E X (3 .57) ;  CALL POP<I .0#0.SP) :  CALL POP(1,0 ,C,SP) :  
PCN=256*D+C;  GOTO TIMER:  
EX(3,110) :  EX(3t l26) :  PCN=ADX:  GOTO TIMER: 
EX(3,6) :  TST=A:  AC=SUBSTRCTST*3. l ) ;  I68=SUBSTR(TST$4,1) ;  
S=SU3STR(TST.5.1) :  Z=SUBSTR(TST.6.1) :  V=SUBSTR(TST,7,1) :  
CY=SUBSTR(TST.8. I ) ;  GOTO TIMER: 
EX(3,7) :  A =  MI«BI |AC|  1168| Is i  |Z I  IV | ICY:  GOTO TIMER:  
/»  68 CLV SEV CLC SEC CLI  SEI  SBA CBA * /  
EX(3,10) :  v = * o * B :  GOTO TIMER: 
FX(3,11) :  V=*1 'B;  GOTO TIMER:  
EX(3,12) :  CY=*O*B;  GOTO TIMER: 
EX(3,13) :  CY='1 'B;  GOTO TIMER: 
EX(3,14) :  168= '1*B:  GOTO TIMER: 
EX(3,15) :  I68= '0*B:  GOTO TIMER: 
EX (3 ,16) :  CALL ADD(A,A,(255-9) ,*1 'B,CY,Z,S.P.DB,V) ;  CVA-.CY ;  
GOTO TIMEP; 
EX (3 ,17) :  CALL ADD( C.  A.  (  255-B)  .  • L •  B.CY.Z.S.P.DB »V) ;  CY=-TCV; 
GOTO TIMER; 
/ *  69 NFGA IMEG9 NEG COMA COMB COM * /  
EX(3,64) :  A=256-AÎ  IF(A>I27)  THEN S='1 '8 ;  ELSE S=*0*B;  
IF(A = O) THEN Z=M*B;  ELSE z= '0 'B ;  
1F(A=128)  THEN V='1*B:  ELSE V=*0*B;  CY=Z;  
GOTO TIMER; 
EX (3 ,60) :  B =256-B;  IF(B>127)  THEN S=M*B;  ELSE S=*0 'B;  
IF(B=0)  THEN Z= '1*B;  ELSE Z=*0 'B;  
IF(9=128)  THEN V=*1*B;  ELSE V='0*B;  CY=Z;  
GOTO TIMER; 
EX(3,96) :  EX(3,1I2) :  CALL FETCH(C,ADX» ;  
C=256-C;  IF(C>127)  THEN S=*L 'E;  ELSE S='0*8;  
IF(C = 0)  THEN Z=M*3;  ELSE Z = *0*B;  
IF(C=128)  THEN V='1*B;  ELSE VS'O'B:  CY=Z;  
CALL STORE(C,  AOX )  ;  GOTO TIMEP: VO 
EX (3 ,67) :  A=255-A;  IF(A=0)  THEN Z=M*B;ELSE Z = '0*B;  
IF(A>I27)  THEN S=M*B;  ELSE s= 'o *B;  V=*O*B;  CY=«I»B;  
GOTO TIMER; 
EX(3,83) :  8=255-8;  IF<8=0)  THEN Z=M*PÎELSE Z='0*B;  
IF(B>127)  THEN S='L*8;  ELSE S='0*B;  V='0*B;  CY=M»B; 
GOTO TIMEP; 
EX<3,99) :  EX(3*115) :  CALL FETCH<C,AOX);  
c=255 -c ;  IF ( c=o )  THEN Z=M*B;ELSE Z=«O*B;  
IF(C>127)  THEN S='1 'B;  ELSE S=*0 '8;  V=*0*8;  CY=*1*B;  
CALL STORE(C,AOX);  GOTO TIMER: 
/ *  63 DEÇA DEC0 DEC INCA INCB INC TSTA TSTB TST CLRA CLRB CLP * /  
EX(3,74) :  CALL ADD(A,A,255»•0•B,0B•Z,S.P#DB.V » ;  GOTO TIMER: 
EX(3,90) :  CALL AOD<8,B,255,•0«B•08,Z,S,P.OB,V) :  GOTO TIMER: 
FX(3,106) :  FX(3,122) :  CALL FETCH(C,AOX);  
CALL AOD(C,C,255,•0«B,OQ,Z,S,P,DB,V) ;  
CALL STORECC,AOX);  GOTO TIMER: 
EX(3,  76) :  CALL AOD(A,A,1,•0•B,06,Z•S,P,OB,V) ;  GOTO TIMER: 
EX(3,  92) ;  CALL ADD<B,BT1.•0•B,DB.ZFSTP.OBTV);  GOTO TIMER: 
EX(3,108) :  EX(3, I24) :  CALL FETCH!C .AOX )  ;  
CALL ADD(C.CT1,'0*B,DB,Z,S,P.CB,V); 
CALL STOOEIC.ADX);  GOTO TIMER; 
EX(3,7-») :  IF(A=0)  THEN Z = *1*B;  ELSE Z=*0*B:  
IF(A>127)  THEN S=*L*8:  ELSE S=*0 'B;  CYS'O'B:  V=*0*B;  GOTO TIMER; 
EX(3,93) :  IF(B=0)  THEN Z= '1*B;  ELSE Z="0*B;  
IF(B>127)  THEN S='1 'B;  ELSE S='0 'B;  CY='0*B;  V='0 'B;  GOTO TIMER; 
EX(3,109) :  FX(3,125) :  CALL FETCH!C.AOX);  
IF(C=0)  THEN Z=*1*S;  ELSE Z= '0 'B;  
IF(C>127)  THFN S=*1*B;  ELSE S=*0*B;  CY=*0 'B:  V=*0 'B;  GOTO TIMER: 
EX(3 ,79 ) :  A=o ;  s=*0 •B;z=* I *B ; v= *0*B;CY=*0*B;  GOTO TIMER; 
EX!3,95) :  B=o ;  s=*0*B ; z= ' i *8 ; v='0*e ; cY= '0 ' 9 ;  GOTO TIMER; 
FX(3,111) :  EX!3,127) :  C = 0 ;  CALL STORE !C,ADX);  
s=*0*B ; z= ' i '8 ;v=*0 'B ;cY=*0 'B; GOTO TIMER; 
/ •  69 LSRA LSRB LSR ASRA ASRB ASR RCRA FORB RCR • /  
EX! 3 ,69) :  D=M00!A.2) ;  IF!D- .= 0)  THEN CY=M*B;  ELSE CY=*0*B;  
A=!A-D)/2; V£> 
O=A; GOTO PL68;  
EX!3.84) :  D=M0D!B,2) ;  IF(D-» = 0)  THEN CY='1*B;  ELSE CY=*0 'B;  
8=!B-D)/2;  
0=9;  GOTO FL68;  
EX(3,100) :  EX(3,116) :  CALL FETCHCC,ADX);  
D = M0D!C,2) ;  IF!D- ,= 0)  THEN CY = '1 '8 :  ELSE CY=*0*B;  
C=!C-D)/2;  
D=c ;  GOTO FLST68;  
EX (3 ,71) :  0=M0D(A.2) ;  IF  (  0- .  =  0 )THEN CY = *1*B;  ELSE CY = »0 'B;  
A=!A-D)/2; IF!S) THEN A=A+128; 
D=A; GOTO FL68;  
EX!3,87) :  D=M0D!B,2) ;  1F(D-.=0)THEN CY=*I*B;  ELSE CY='0*8;  
B=!B-D)/2;  IF!S)  THEN B=B+128;  
D=B;  GOTO FL68;  
EX!3,103) :  EX!3,119) :  CALL FETCH!C,AOX);  
0=M0D!C.2) ;  IF(D- .  =  0)THEN CY=*1 '8:  ELSE CY='0*B;  
C=(C-D) /2 ;  IF!S)  THEN c=c+128;  
0=c; GOTO FLST60; 
EX(3,70) :  OB=CV; D=M0D (AI2) ;  IF(0- t=0)  THEN CY = M*B;  ELSE CY='0 'B;  
A=(A-D)/2;  IF(DB)THEN A=A+128;  
D=A; GOTO FL60;  
EX(3.86) :  DB=CY; D=M0D(B,2) ;  IF(D-»=0)  THEN CY='1*B;  ELSE CY=*0 'B;  
B=(8-D) /2;  IF(DB)THEN B=B+128;  
0=9;  GOTO FL68;  
EX(3,102) :  EX(3,118) :  CALL FETCHCC.AOX);  
0B=CY; D=M0D(C,2) :  IF(D-^=0)  THEN CY = '1 'B;  ELSE CY=*0*B;  
C=(C-D)/2;  IF(OB)THEN C=C+128;  
D=c; GOTO FLST68;  
/ •  63 A SLA ASLB ASL ROLA RCLB RCL * /  
EX (3 ,72) :  IF(A>I27)  THEN CY=M*B;  ELSE CY='0 'B;  A=MGOC 2«A,  256 )  ;  
D=A; GOTO FL68;  
FX(3.86) :  IFf0>127)  THEN CY='1*B;  ELSE CY=*0*B;  B=M0D(2*B.256) ;  
D=B;  GOTO FL68;  
EX(3«104) :  EX(3,120) :  CALL FETCH(C.AOX);  
1F(C>127)  THEN CY='1*B;  ELSE CY='0*B;  C=M0D(2*C,2S6) ;  vo 
D=c; GOTO FLST68;  
EX(3.73) :  DB=CY; IF(A>127)  THEN CY=M*B;  ELSE CY = '0*B;  
A=M0D(2*A,256) ;  1FÎDB) THEN A=A+i ;  
0=A;  GOTO FL68;  
EX(3,89) :  0B=CY; IF(B>127)  THEN CY='1 'B;  ELSE CY=*0 'B;  
B=M0D(2*B#256) ;  IF(DB) THEN B=B+1:  
D=B;  GOTO FL68;  
EX(3.105) :  EX(3,121) :  CALL FETCH<C .AOX);  
DB=CY; IFC0127)  THEN CYc' l 'B:  ELSE CY='0 'B;  
C=M0D(2*C,256) ;  IF{DB) THEN C=C+i ;  
0=c; GOTO FLST68Î  
FLST68:  CALL STORE<C.AOX);  
FL68:  !FCD>127)  THEN S=*1*0;  ELSE S='0 'B;  
IF(0=0)  THEN Z=* l *8;  ELSE Z-*0*B;  
IF C-.S&CY|S&-TCY) THEN V = '1 'B;  ELSE V=*0*B;  
GOTO TIMER; 
/ *  68 SWI PTI  WAI * /  
00 
EX(3,63):  C=M0D(PCN,2S6);  CALL PUSH(0•1•C«SP» ;  
C=(PCN-C»/256;  CALL PUSHC0.1,C•SP) ;  
C=MOO(INDX.256);  CALL PUSHCO.1«C.SP);  
C=CINDX-C)/256;  CALL PUSHC0.1#C#SP);  
CALL PUSH(0»1•AtSP);  
CALL PUSH(0«1.B.SP):  
c=*ii*81|AC|| I68||s||Z11v|ICY; CALL PUSH(O.I«C«SP) ;  
CALL FETCH(C.65530);  PCN=256*C;CALL FETCH(C.6553L)S PCN=PCN+C; 
GOTO TIMER; 
EX(3.59):  CALL P0P(1,0,C,SP):  TST=C; 
AC=SUBSTR(TST.3. I ) ;  168=SUaSTR(TST .4 .L); 
S=SUBSTR(TST.5.1) ;  Z=SUBSTR(TST.6.1) ;  
V=SUBSTR(TST.7.1) :  CY = SUBSTR(TST .8 .  1 )  ;  
CALL POP(1.O.B.SP);  CALL POP(1.0«A.SP);  
CALL POP(L.O.C.SP);  IN0X=2S6*C; CALL POP(1.0.C.SP).  INDX=INDX+C; 
CALL POP(L.O.C.SP);  PCN=C*256;  CALL POP(L.O.C.SP);  PCN=PCN+C: 
GOTO TIMER; 
EX(3.62) :  C=M0D(PCN ,256) ;  CALL PUSH(0.1.C.SP) ;  vo 
C=(PCN -C) /256;  CALL PUSH(0.1.C.SP);  ^  
C=MOD(INDX.256) ;  CALL PUSH(0.1.C,SP);  
C=(INDX-C)/256;  CALL PUSH(0.1.C.SP )  ;  
CALL PUSH(0.L.A.SP);  
CALL PUSH(O.L.B.SP);  
c=M1«BL|AC|II68||s||Z11V|ICY; CALL PUSH(O.I .C.SP);  
INHIB = M*B; GOTO TIMER; 
/ *  F3 NOPS: * /  
EX(4 .43) :  FX (4 .63) :  EX(4,79):  EX(4.95):  EX<4,207):  
EX (4,223):  EX(4.239):  EX(4.255):  
GOTO TIMER; 
/ •  F8 00 THROUGH 32 * /  
EX(4.0) :  A=SCF8(12);  GOTO TIMER: 
EX(4.1) ;  A=SCF8(13);  GOTO TIMER; 
EX(4.2) :  A=SCF8(14);  GOTO TIMER; 
EX(4.3) :  A=SCF8(15);  GOTO TIMER: 
EX(4.4) :  SCF8(12)=A; GOTO TIMER: 
E X ( 4 , 5 ) :  S C F 8 ( 1 3 ) = A ;  G O T O  T I M E » ;  
E X ( 4 , 6 ) :  SCF8 ( 1 4 ) = A ;  GOTO TIMER ;  
Ex ( 4 , 7 ) :  SCF8 ( 1 5 ) = A ;  GOTO TIMFO ;  
F X ( 4 , 8 ) :  S C = 8 ( 1 3 ) =  M O D ( P C I , 2 5 6 ) ; S C F 8 ( 1 2 ) = ( P C 1 - S C F 8 ( 1 3 ) ) / 2 5 6 ;  
G O T O  TIMER ;  
E X ( 4  , 9 ) : P C N  =  2 5 6 * S C F B (  1 4 ) + S C F 3 ( 1 5 )  ;  G O T O  T I M E P ;  
E X ( 4 , 1 0 ) :  A = M O D ( 1 S A R , 6 4 ) ;  G O T O  T I M E R :  
E X ( 4 , 1 2 ) : P C 1 = P C N ; P C N = S C F 8 ( 1 2 ) * 2 5 6 + S C F 8 ( 1 3 ) ;  G C T O  T I M E R :  
F X ( 4 , 1 3 ) :  D C S S C F S C 1 4 ) * 2 5 6 + S C F 8 (  1 5 )  ;  G O T O  T I M E R :  
F X ( 4 , 1 4 ) :  S C F 8 ( 1 5 ) = M 0 D ( D C , 2 5 6 ) ;  S C F 8 ( 1 4 ) = ( D C - S C F 8 ( L 5 ) ) / 2 5 6 ;  
GO^O TIMEQ; 
E X ( 4 , 1 5 ) :  D C = S C F 0 ( 1 4 ) * 2 5 6 + S C F 8 ( 1 5 ) ;  G O T O  T I M E R :  
E X ( 4 , 1 6 ) :  C C = S C F 8 (  1 0 ) * 2 5 6  +  S C F 8 ( 1 1 )  :  G O T O  T I M E R :  
F X  ( 6 , 1 ? ) :  S C F « Î (  1  1  )  = M 0 D ( D C , 2 5 6 )  ;  S C F 8  (  1 0  )  =  C  D C - S C F 8 (  1  1  )  ) / 2 5 6  ;  
G O T O  TIMER ;  
E X ( 4 , 1 3 ) :  A  =  ( A - M 0 D ( A , 2 ) ) / 2 :  V  =  • 0 • B  :  I F ( A  =  0 )  T H E N  2  =  » 1 * B ; E L S E  Z = • 0  
CY= * O * B :  S= * I * B ;  GOTO TIMER ;  
F X ( 4 , 2 0 ) : A  =  ( A - M 0 D ( A , 1 6 ) ) / 1 6 :  v= ' O * B ;  S= M * B ;  CV =  * O» B ;  
% F ( A = 0 )  T H E N  Z = * 1 ' 8 : E L S E  Z = ' 0 * B ;  G O T O  T I M E R ;  
E X ( 4 , 1 9 ) ;  A = M 0 D ( A * 2 , 2 5 6 ) ;  I F ( A > 1 2 7 )  T H E N  S = * 0 * B ; E L S E  S = * 1 * P ;  
I F ( A = 0 )  T H E N  Z = * 1 * B ;  E L S E  Z = * 0 * 8 ; V = * 0 * B ;  C Y = * 0 ' B :  G O T O  T I M E R ;  
E X ( 4 , 2 1 ) :  A = M O D < A * 1 6 , 2 5 6 ) ;  I F < A > 1 2 7 )  T H E N  S = « 0 « B ;  E L S E S = * 1 * 9 ;  
I F ( A=o) THEN z= * I * 8 ;  E L S E  z=*o* B ;  v= ' 0 ' B ;  CY= » O * B ;  GOTO TIMER ;  
F X ( 4 , 2 2 ) :  C A L L  F E T C H ( A , D C ) ;  D C = M 0 D ( D C + 1 , 6 5 5 3 6 ) :  G O T O  T I M E R :  
E X ( 4 , 2 3 ) :  C A L L  S T O P E ( A , D C ) ;  D C = M 0 D ( D C + 1 , 6 5 5 3 6 ) :  G O T O  T I M E R :  
E X ( 4 , 2 4 ) :  A = 2 5 5 - A :  I F ( A = 0 )  T H E N  Z = * L * 8 :  E L S E  Z = * 0 * B Î  
I F ( A > 1 2 7 )  T H E N  S = ' 0 ' B ;  E L S E  S = * 1 * B :  C Y = • 0 • E ; V = • 0 « B ;  G O T O  T I M E R  
E X  ( 4 , 2 5 ) :  C A L L  A D 0 (  A , A , 0 , C Y , C Y , Z , S » P , A C . V )  ;  S = - . S  ;  G O T O  T I M E ® ;  
E X ( 4 , 2 6 ) :  I C B = ' 0 ' B ;  G O T O  T I M E R :  
EX(4,27) :  ICB='1 'B;  GOTO TIMER: 
F X ( 4 , 2 3 ) : P C N = P C 1  :  G O T O  T I M E R ;  
E X ( 4 , 2 P ) :  T S T = S C F 8 ( 9 ) :  I C B = S U B S T R ( T S T , 4 , 1 ) ;  V = S U B S T R ( T S T , 5 , 1 ) :  
Z = S U B S T R ( T S T , 6 , 1 ) :  C Y = S U B S T R ( T S T , 7 , 1 ) ;  S = S U B S T R ( T S T , 8 , 1 ) ;  
G O T O  TIMER ;  
E X ( 4 , 3 0 ) :  S C F 8 ( 9 ) = * 0 0 0 ' B | | I C B | | V | | Z | | C Y | | S ;  G O T O  T I M E R :  
EX(4,31):  CALL ADD (  A ,  A ,  1 .  • 0 •  3 «C Y .  Z # S .  P •  AC .  V )  ;  S=-»S; GOTO TIMEP: 
EX(4,32):  CALL FETCH(A,PC+1);  GCTO TIMER: 
/ •  FB B9ANCH GROUPS * /  
EX(4,129):  ACT=s:  GOTO BRF6: 
EX(4,130):  ACT=CY: GOTO BRF8: 
EX(4,131):  ACT=SICY: GOTO SRFB: 
EX(4,132):  ACT=Z: GOTO BRFS; 
Ex (4 , i33) :  ACT=s|z;  GOTO BRFS: 
EX(4,134):  ACT=CY|Z:  GOTO 30FB: 
EX(4,135):  ACT=S|CY|Z:  GOTO 8PF6: 
EX(4,143):  IF(MOD( I  SAP ,e  ) - i=7 )  THEN ACT='1*B:  ELSE ACT= * 0 'B:  
GOTO ESFB: 
EX(4,144):  ACT=*1'8:  GOTO BRFB: 
EX(4,145):  ACT=-»S: GOTO BRF8: 
Ex(4, I46) ;  ACT=-.CY; GOTO BRFS: 
FX(4,147):  ACT = -TCY&-,S :  GOTO BRFB: 
EX (4,148):  ACT=-.Z:  GOTO BRFS: 
EX (4,149): ACT = -»Z&-tS: GOTO BRFB: I-. 
EX(4,150): ACTz^Z&^CY: GOTO 8RF8: ® 
EX (4,151): ACT=-,z&-.CY&-iS: GOTO BRFB: 
EX(4,152):  ACT=-,V:  GOTO BRF8: 
EX (4,153):  ACT=-»VE-.S:  GOTO BRFB: 
FX (4,154):  ACT = -.VS.- ICY :  GOTO BRF8: 
FX(4,155):  ACT=-,V&-»CY&-.S:  GOTO BRFS: 
EX(4,156):  ACT=-»V&-»Z; GOTO BRF8: 
EX<4,157):  ACT=-*V&-»ZE.- IS:  GOTO BRF8: 
FX(4,158):  A C T =TV&-»Z&-^CY :  GOTO BRF8: 
EX(4,159):  ACT = - ,VE-*Z&-»CY&-^S: GOTO BPF8: 
B9F8: IF(ACT) THEN DO: 
CALL FETCHCC .PC4-1 )  :  IF (  C> 1 27 )  THE N C=C-256;PCN = PC+1+C: 
DELTSW=M»B; END: 
GOTO TIMEP: 
/ *  F9 IN AND OUTS * /  
EX(4,3B):  CALL FETCH(C,PC+1):  PT=C; GOTO INF: 
EX(4,160):  PT=O: ITIME=ITIME-8:  GOTO INF: 
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SAR=MOD(A«64);  GOTQ 
AND BIN ADD GROUPS 
CALL 
4=0 
A = 1 
A = 2 
A=3 
A=4 
A = 5 
A =6 
A =7 
A = 8 
A =9 
A = 10 
A=1 1 
A = 12 
A=1 3 
A=1 4 
A = 1 5 
TIMER ;  
TIMER; 
TIMER ;  
TIMER ;  
TIMER; 
TIMER ;  
TIMER; 
TIMER; 
TIMER ;  
TIMER; 
TIMER; 
TIMER ;  
TIMER; 
TIMER ;  
TIMER; 
TIMER; 
TIMER ;  
*/ 
FETCH(C,DC);OC=MOD(DC+1.65536);  
OT=O ;  GOTO PDAD; 
PT=I ;  GOTO PDAD; 
RT=2 ;  GOTO PDAD; 
PT=3 ;  GOTO PDAD; 
PT=4 ;  GOTO PDAD; 
PT=5 ;  GOTO PDAD; 
PT=6 ;  GOTO PDAD; 
PT=7 :  GOTO PDAD; 
PT=8 ;  GOTO PDAD; 
PT=9 :  GOTO PDAD; 
PT=10;  GOTO PDAD; 
PT=I1 ;  GOTO PDAD; 
PT=ISAR; GOTO PDAD; 
PT=ISAR; CALL DNKFL.ISAR);  GOTO PDAD; 



































AD: C=SCFFL(PT);  
AD: CALL ADD(A,A.C.«O»B,CY.Z.S.P.AC.V);  
IF(- .AC) THEN CALL 
IF(- ,CY) THEN CALL 
S=-IS;GOTO TIMER; 
ADD(A,A,250,*0 *8.CYT,Z.S.P.AC »V);  





(  4  
(  4  
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36) :  CALL FETCH(C,PC+L);G0T0 BAD: 
136):  CALL FETCH(C.OC);  OC=MOO(DC+I.65536»;  
192):  OT=O ;  GOTO PBAD; 
193):  PT=I ;  GOTO PBAD; 
194):  PT=2 ;  GOTO PBAD; 
195):  PT=3 ;  GOTO DBAD; 
196):  PT=4 ;  GOTO PBAD; 
197):  PT=5 ;  GOTO PBAD; 
198):  PT=6 ;  GOTO PBAD; 
190):  PT=7 ;  GOTO PBAD; 
200):  PT=8 :  GOTO PBAD; 
20 1) :  PT=9 ;  GOTO PBAD; 
202):  PT= io ;  GOTO PBAD; 
203):  PT=li; GOTO PBAD: 
204):  PT=ISAR; GOTO PBAD; 
205):  PT=ISAR; CALL DNK( I . ISAF);  GOTO PBAD; 






CALL ADD(A,A,C,*0 'B,CY,Z,S,P,AC,V);  S=-»S 
GOTO TIMER; 
GROUPS FOR F8 * /  
(4.64) :  PT=o  ;  GOTO LAC; 
(4 .65) :  PT=i  ;  GOTO LAC; 
(4 .66) :  PT=2 ;  GOTO LAC ;  
(4,6?) :  PT=3 ;  GOTO LAC; 
(4 ,63) :  PT=4 ;  GOTO LAC; 
(4 .69) :  PT=5 ;  GOTO LAC; 
(4 .70) :  0T=6 ;  GOTO LAC; 
(4 .71) :  PT=7 ;  GOTO LAC; 
(4 .72) :  PT=8 ;  GOTO LAC; 
/• 
EX (4 






EX (  4 
EX (4 
EX{4 































PT=9 ;  GOTO LAC; 
PT=io; GOTO LAC; 
PT=I1 ;  GOTO LAC; 
PT=ISAR; GOTO LAC; 
PT=ISAR; CALL ONK< I . ISAR);  GOTO LAC 
PT=ISAR; CALL ONK(- I , ISAR);  GOTO LAC 
A=SCF9(PT) GOTO TIMER; 
80 )  PT=0 GOTO LOR; 
81 )  PT=1 GOTO LOR; 
82)  PT = 2 GOTO LOR; 
83) PT=3 GOTO LOR; 
64 )  DT=4 GOTO LOR; 
85 )  OT=5 GOTO LOR; 
86)  PT=6 GOTO LOR; 
8-» )  PT=7 GOTO LOR; 
88 )  PT=8 GOTO LOR; 
80)  PT=9 GOTO LOR; 
90 )  PT=10 GOTO LOR; 
91 )  PT=1 1 GOTO LOR; 
92 )  PT=ISAR; GOTO LOR; 
93)  PT=ISAR; CALL ONK( 
94 )  PT=ISAR; CALL ONK< 
1 * ISAR);  GOTO LOR 
SCF8(PT)=A; GOTO TIMER; 
Q GROUPS FOR F8 */ 
.06 ) :  PT=o; GOTO Lisu; 
.97 ) :  PT=I;  GOTO Lisu; 
.93 ) :  0T=2; GOTO Lisu; 
.9« ) ;  PT=3; GOTO LISU; 
.100):  OT=4; GOTO LISU; 
.101):  PT=5; GOTO LISU; 
.102):  PT=6; GOTO LISU; 
.103):  PT=7; GOTO LISU; 
:  ISAR=MOD(ISAP.8)+8*PT; 
.104);  PT=o ;  GOTO LISL;  


































1 0 6 )  ;  
107) :  
1 0 8 )  :  
109):  
1 1 0 ) :  















LI  SL:  
LISL;  
LI  SL:  
LISL;  
ISAR=ISAR-MOD(ISAR,9)+PT; GOTO TIMER; 










DS GROUP * /  
(4.48):  PT=0 ;  GOTO 
(4.49):  PT=1 ;  GOTO 
(4.50):  PT=2 ;  GOTO 
(4,51 )  :  PT = 3 ;  GOTO 
(4.52):  PT=4 ;  GOTO 
(4.53):  PT=5 ;  GOTO 
(4.54):  PT=6 ;  GOTO 
(4.55):  PT=7 ;  GOTO 
(4.56):  PT=8 ;  GOTO 
(4.57):  PT=9 ;  GOTO 
(4.59):  PT=10; GOTO 
(4 ,59 )  :  PT = 11 ;  GOTO 
(4.60):  PT=ISAP; 
(4.61):  PT=ISAP; CALL ONK( 1, ISAR);  GOTO DSF; 
(4.62):  PT=ISAR; CALL ONK(- I , ISAR);  GOTO DSF; 
F:  C=SCF0(PT);  CALL ADO(C,C,255,•0•B«CY,Z,S,P,AC,V);  
scF(?(PT)=c; GOTO TIMER; 
NI  NM NS XI  XM XS GPOUP 




















(4,24 1 )  :  
(4.242):  









PT = 4 
PT = 5 










i  GOTO NGP; 













1= < A 
EX (4 
EX(4 























•  249) 
.2501 






E » T = 9  
O T = 1 0  
P T = 1 1  
PT=ISAR; 





















PNGP; PT=ISAR; CALL 
:  c=scF8 (PT);  
A=300L(A.c . *0001  * )  ;  v=*  0*8:  CV=*O*B; 
(A=0) THEN Z=*1*B;  ELSE Z=*0*B;  
THEN S = * 0 * 8 ;  ELSE S = M * B ;  GOTO TIMER; 
CALL FETCH(C,PC+L):  GOTO XGPÎ 
CALL FETCH(C.DC);  DC=M0D(0C+1.65536» 
>127) 


















PT=0 :  GOTO PXGP; 
ET=L ;  GOTO PXGO; 
OT=2 :  GOTO PXGP: 
PT=3 ;  GOTO PXGO; 
OT=4 :  GOTO PXGP: 
DT=5 ;  GOTO PXGP: 
PT=6 :  GOTO PXGP: 
PT=7 ;  GOTO PXGO; 
PT=8 :  GOTO PXGP: 
PT=9 ;  GOTO PXGP: 
PT=10;  GOTO PXGP: 
0T=LI ;  GOTO PXGP: 
PT=ISAR: GOTO PXGP: 
PT=1SAP; CALL ONK( 1. ISAR»: 






>127» THEN S=*0*B;  ELSE 
PI  JMP OCI XOC AOC • /  





v=*o 'B :  C Y=*o * 8 :  
S=*I«B: GOTO TIMER: 
EX(4,41):  CALL F?TCH(C,PC+1);  PCN=256#C; 
CALL FETCH(C.PC-»-2 )  ;  PCN=PCN+C; GOTO TIMEP; 
FX(4.42):  CALL FETCH(C,PC+L);  DC=256*C: CALL FETCH(C.PC+2);  
DC=0c+c ;  GOTO TIMER; 
EX(4,44):  K=oc i ;  DCI=DC; DC=K; GOTO TIMER; 
EX(4,142):  IF(A>127) THEN C=A-256;  ELSE C=A; DC=DC+C; 
IF(0C<0> THEN DC=65536+DC; GOTO TIMER; 
/ *  F9 OR GROUP CMP GROUP * /  
EX(4,34):  CALL FETCH{C,PC+1);  GOTO ORGF; 
EX(4,139):  CALL FFTCHCC,DC);  DC=MOD(OC+1,65536);  GOTO ORGF; 
ORGP: A=B00L{A,C,*0I I1•) ;  V=*O*B; CV=*O*P; 
IF (A = 0)  • 'HEN Z = M*B; ELSE Z = '  0 '8  ;  
I '^<A>127) THEN SS*0*B; ELSE S=* 1 '8 ;  GOTO TIMER; 
FX(4,3^) :  CALL FETCH(C,PC+1);  GOTO CMPF; 
EX(4,141):  CALL FETCH(C,DC);  DC=MOD(DC+1.65536);  GOTO CMPF; 
CMPF-: CALL AOO(C ,C ,  <255-A) •  •  1 «BTCV .Z,S,P,AC. V) ;  s = -.s; GOTO TIMER; 
TIMEP; ITIME=ITIME+TIMINC(MACH,INS);  
I=(DELTSW) THEN OO; 
ITIM==ITIME+DELTIM(MACH);  DELTSW=*0'8;  END; 
GS^O TSACE; 
TRACE; IF( INH13) THEN GOTO TR2; 
IP(BRSW) THEN IF(- , INSWE-.OUTSW) THEN I  F (  PCN=PC+DELPC (  MACH, I  NS )  )  
THEN GOTO NEWINS: 
IF(  IOSW&-I INSW&-TOUTSW) THEN GOTO NEWINS; 
T52:  LINE=LINE+1; 
PUT EDIT( ITIME)CF(8))SKIP;  
CALL T3HFX(PC,C0UMY);  PUT EOIT(*  •«COUMY«•:•) (A(2)•A(4) ,A(1)) ;  
00 1=1 TO 3;  
1=(I<=OELPC(MACH,INS))THEN DO; 
M=PC+I- I ;  CALL FETCH(T=MPA,M);K=TEMPA;CALL TOHEX(K,CDUMY);  
COFT=CD3K; PUT EDIT(CDUMY){A(4)) ;ENO; 
ELSE PUT EDIT(*  • ) (A(4)) ;  
EMO; 
I=(MACH=1|MACH=2)THEN DO: 
K=A; CALL TOHEX(K,COUMY);CDFT=CDBK;PUT EDIT(CSD)(A(3)) ;  
K=3; CALL TOHEXCK . C D U M Y ) ; C D F T = C D e K ;PUT E D I T ( C S O ) ( A(3 ) > :  
K=c ;  CALL TOHFX(KtCOUMY);COFT=CDeK;PUT EDIT(CSD)(A(3)) ;  
K=D; CALL • 'OHEX(KFCDUMY) ;COF' '=CDEK;OUT EOIT<CSD)( A(3)  )  ;  
K=E; CALL TOHEXCKTCDUMY);CDFT=CDBK;PUT E0IT(CS0)CA(3)) ;  
K=H; CALL TOHFX(K,CDUMY);COFT=CDBK;DUT EDIT(CSO)(A(3)>;  
K=L;  CALL TOHEX<K.COUMY);CDFT=CDBK;PUT EDIT(CSD)(A(3)) ;  
END; 
I=(MACH=1) THEN DO; 
T E M P A  =  *  0 0 0 0 *  3 L  I s  I  I Z 1 1  A C  1 1 CY; 
MSTÇMPA: CALL TOHEX<M.CDUMY);CDFT=CDBK; 
PUT EDIT(CDUMY){A(4)) ;PUT EDIT(*  •TSPO8)(A(3) .F(1)) ;END ;  
I=(MACM=2) THEN DO: 
TEMPA=S||Z| | '0*B| |AC| | '0 'B| |P| | '1 '8 | |CY; M=TEMPA; 
CALL TOHEX<M,CDUMY);CDFT=CDBK; 
O'JT =DIT(CDUMY)(A(4)) ;  CALL TOHE X (  SP .  CDUMY )  ;  
PUT EDIT(*  •#CDUMY)(A(2) .AC4)) ;  END :  
1={MACH=3) THEN DOÎ 
M=A; CALL T3HEX(M,CDUMY);CDFT=CDBK; PUT EDIT(CSO)(A(3>);  M 
M=0; CALL TOHEXCM.C D U M V ) ;CDFT=CDBK; PUT EDIT(CSO)(A(3)) ;  G 
CALL TOHEXDNDXF CDUMY) ;  PUT EDIT(*  •  •  COUMY )  (  A (  2 )  •  A (  4 )  )  ;  
TEM3A=*11'BL |AC| I  I68|  IS| IZ I  IV| ICY; MST E M P A ;  CALL T0HEX(M,CDUMY);  
C0FT=CD3K ;  PUT EDIT<C D U M Y ) (A(4)>Î  
CALL TOHEX(SO.CDUMY);  PUT EDIT* *  • •CDUMY)(A(2)•A(4)  ) ;  
FND ;  
I=(MACH=4) THEN DO; 
K=A; CALL TOHEX(K.COUMY);  COFT=COBK; 
OUT H0IT(C0UMY)(X(2) ,A(4)) ;  
CALL T0HEX(PC1.CDUMY);  PUT EDIT(COUMY)(X(2) .A*4)) ;  
CALL TOHEX(DC.COUMY);  PUT EDIT(CDUMY)CX(2 ».A(4)) ;  
CALL TCHEXCOCL .CDUMY);  PUT ED IT<COUMY)(X<2 )  .A(4)) ;  
C=»000«s |  LLCBL | v |  | Z  I  |CY| I s ;  K =c ;  CALL T O H E X I K .COUMY);  
CDFT=COBK; PUT EOITICOUMY){X(2) .A(4)) ;  
K=ISAR; CALL TOHEXCK.COUMY);  COFT=COBK; 
OUT EDIT(CDUMY)CX(2).A(4)) ;  
END; 
1=(FIF0SW> THEN OUTSW) THEN I  F(POPT=F11 |PORT=F12)  THEX DO 
IF<OOPT=FI1)  THEN 1=1:  ELSE 1=2;  TEMPA=0UT; 
CALL =IF0( I , '1 'B,TEMPA);  END: 
PUT E0IT(MNE(MACH,INS))<X(2) ,A(8) ,X(2)) ;  
I=( INS«) THEN DO ;  INSW=*0'B;  
CALL T0HEX(IP0RT,P0PTCH);  CALL TOHEX{INVAL#DUTCH);  
OUTCH=* • I  ISUBSTRCOUTCH,3,2) ;  PUT EOIT(*  IN PORT ' .POPTCH 
'=> ' ,OUTCH) (A(9) ,A(4) ,A(2) ,A(4)) ;ENO; 
1=(OUTSW) THEN DO; CALL TOHEX(PORT.PORTCH);  OUTSW=*0*B;  
CALL T0HEX(0UT,OUTCH);  OUTCH=* • | )SUBSTR<OUTCH,3•2) ;  
OUT EDIT* '  OUT PORT • ,PORTCH,•=>*,OUTCH) 
(  A(  1  1  )  ,  A(4 )  ,  A( 2 )  ,  A( 4  )  )  ;  ENO; 
1=(FISW) THEN PUT EDIT(  •FIFO•«F INU)(X<2)  #A(4) ,F(1 )  )  ;  
FISW=*0*3;  
I=(MACH = 4)  THEN IF(MOO<LINE,32)=0)  THEN DO ;  
CALL SCRATCH; IF(SCOSW) THEN L lNE=LINE+8;  END: 
1=(LINE>112)  THEN DO; CALL HEADINGS; L INE=0;  END; 
GOTO NEWINS; 
FETCH; PS1CEDURE(VALUE,ADRES);  
0CL(F01.FC2) BINARY FIXED(31)  EXTERNAL;  
OCLCMI,MA) BINARY F lXED(3l ) ;  
DCL ADRFS BINARY F lXED(3l ) ;  
OCL MÇMSIZ BINARY FIXE0{31)  EXTERNAL;  
DCL I  PORT BINARY FIXEDOl)  EXTERNAL;  
OCL INVAL BINARY FIXED (31)  EXTERNAL:  
DCL oQPTID(32)  BINARY FIXEDOl)  EXTERNAL:  
DCL PSTART(32)  BINARY FIXED(31)  EXTERNAL;  
OCL OEND(0;32)  BINARY FIX=D(31)  EXTERNAL:  
DCL MEM(4,16304)  BINARY FIXED(8)  EXTERNAL:  
DCL MACH BINARY FIXED EXTERNAL:  
DCL I  BINARY FIXED; 
DCL VALUE BINARY FIXED(B);  
DCL CHO CHAR(4) ;  
DCL TNHIB BIT( l )  EXTERNAL:  
DCL =IFnSW BIT( l )  EXTERNAL:  
OCL LOOVSW BIT*1)  EXTERNAL; 
DCL INS* 3IT(1)  EXTERNAL; 
OCL IOATA(4096 )  BINARY FIXED(B) EXTERNAL; 
I = ( M A C H = 1 )  then I F(A0RES>l63e3) THEN O O ;  
PUT L 1 S T ( A D D R E S S  B E Y O N D  T H E  S I Z E  C A P A B I L I T Y  O F  8 0 0 8 ' ) S K I P ;  
PU^ L1ST( '  MAXIMUM IS HEX 3FFF*)SKIP;  
OUT LIST(•  )SKIP;  
INHI3=*1«B;  
VALU'^S 0 ;  RETURN; 
END; 
IF(FIFOSW&-I IOOVSW) THEN 
IF<MACH=3) THEN 
IF(ADPES=P01|A0RES=F02) THEN DO; 
IF(ADPES = F01 )  THEN 1 = 1 ;  ELSE 1=2;  CALL FIFO(I ,*0 'B,VALUE) ;  
INSW=M*B; INVAL-VALUE; IPORT=ADRES; 
RETURN; END; 
1= (->L00VSWEMACH=3) THEN DO I  = 1 TO 32;  
IP(P0CTID(I)<0)THEN GOTO MEMV; 
IF(ADRES = P0RTID(1 n THEN DO ;  
IP( PSTA^STC I  > >PEND( I  ) )THEN DO; 
CALL TOHEX(ADRESTCHD);  
PUT LIST* *****  PORT • .CHD.* LIST EXHAUSTED*) SKIP;  
INHIB=*1*B; RETURN;END; 
INSW= * 1  * B;  IPORT = AOPES; K = PSTAPT(I) ;  VALUE=IDATA(K )  ;  
INVAL=VALUE; PSTART<I)=PSTAFT(I)+1 ;  RETURN; END; 
END; 
M5MV: IF(ADRES>MEMSIZ|ADRES<0) THEN 00 ;  PUT LIST 
(•«••«ADDRESS OUTSIDE OF MEMORY SPACE • .ADPES )SKIP;  
PUT LIST(*_*)SKIP;  
vALu==o ;~INHIB=*1*B; RETURN; 
END ; 
MA=ADR5S + 1;MI=MA/16304+1 ;MA = MOD(MA « 16384);  
VALUE=MEM(MI,MA);  
END FETCH; 
STOPE; PROCEOURE(VALUE.ADRES);  
DCL FIFOSW BIT( l )  EXTERNAL :  
DCL (FI I .FI2)  BINARY FIXEOOl)  EXTERNAL:  
DCL LINE BINARY FIXEDOl)  EXTERNAL :  
DCL &DRES 0INAOY FIXEDOl) ;  
DCL M5MSIZ BINARY FIXEDOl )  EXTERNAL :  
DCL (ROMST.ROMENO) BINARY FIXFD(31) EXTERNAL: 
DCL P0PTLTO2) BINARY FIXEDOl)  EXTERNAL :  
DCL (PORT,OUT) BINARY FIXEDOl)  EXTERNAL:  
DCL(MI,MA) BINARY FIXEDOl )  :  
DCL MACH BINARY FIXED EXTERNAL :  
DCL I  BINARY FIXED: 
DCL VALUF BINARY FIXED(8*:  
DCL MEM(4,16384)  BINARY FIXED(8)  EXTERNAL:  
DCL INHIB BITd)  EXTERNAL :  
DCL 3UTSW 3 IT( l )  EXTERNAL:  
DCL MEMSW BIT( l )  EXTERNAL :  
DCL POVSW BITd)  EXTERNAL:  
I -  (F IFOSW) THEN IF(- IMEMSW) THEN IF(MACH=3) 
THEN IF(ADRES=FI1|ADRES=FI2)  THEN CO: 
OUTSW=M*3; OUT=VALUE: PORT=ADPES: RETURN: END: 
I=( - .MEMSW) THEN IF(MACH=1) THEN I  F < ADRE S> 1  638 3)  THEN DO: 
PUT L IST(*****  ADDRESS BEYOND THE SIZE CAPABILITY OF 8008*)SKIP:  
PUT LIST(*  MAXIMUM IS HEX 3FFF*)SKIP:  
°UT LIST(•  )SKIP:  
INHI  9= *  1  *  8 :  
RETURN: 
END: 
1= (P GMSW&-.MEMSW) THEN IF (  ADR ES> = P0MST&ADRES<=R3MEND )  THEN DO: 
PUT LI  ST( • **«»ITE TO LOCATION DESIGNATED AS ROM IGNORED* )SKIP:  
LINE=LINE+1:  
IF(LINE>112)  THEN DO: CALL HEADINGS: L INE=0:  END: 
RETURN :  END: 
I=(MACH=3&^MEMSW) THEN DO I  = 1 TO 32:  IF  (PORTLT(I )=- I )THEN 
GOTO MFD: 
IF(P1»PTLT(I )=AORES) THEN DO: 0UTSW=*I*B;  OUT=VALUE:PORT=ADPES: 
RETURN; END; 
END; 
M=D :  ouTs*=«O*B; 
I=^(AORES>MFMSIZ|  ADPES<0)THEN DO; PUT LIST 
( • • •••ADDRESS OUTSIDE OF MEMDRYS SPACE ••ADRES)SKIP;  
INHIB="I*e; RETURN; 
END ;  
MA=ADP = S + 1 ;  MIsMA/16384 + 1;MA=MOD(MA,16384) ;  




DUMP;  PROCEDURE(START,END);  
DCL MEMSIZ BINARY FIXED(3l l  EXTERNAL:  
DCL =ENCE BINARY FIXEDOl)  EXTERNAL;  
DCL( START,END) BINARY FIXEDOl) ;  
DCL MACH BINARY FIXED EXTERNAL ;  
D C L  T E M P  B I N A R Y  F I X E D *  3 1 ) :  
DCL SWCT BINARY FIXFD EXTERNAL; 
D C L ( R 0M S T , R 0M E N D )  BINARY FIXEDOl)  E X T E R N A L ;  
DCL ROMS* BIT( l )  EXTERNAL;  
DCL IDOVSW BIT( l )  EXTERNAL:  
DCL FFNSW BITCl)  EXTERNAL:  
DCL HEXVAL CHAR(4) :  
DCL HFXCI CHAR(l )  DEF HEXVAL POSITION*1) :  
DCL HEXFT CHAR(2)  DEF HEXVAL POSITION( l ) ;  
DCL NUPP BINARY FIXFD(31):  
DCL TEMPE BINARY FIXED(8);  
DUPP=START; 
1=(END>MEMSIZ)  THEN END=MEMSIZ:  
I=(M4CH=4) THEN CALL SCRATCH; 
ioovsw='1* B; 
P ' J T  L I S T C  * *  L I S T I N G  O F  M E M O R Y  * .  S  W C T .  •  F O L L O W S  T  • )  P A G E  ;  
N5WLIN=: CALL TOHEX(DUPP,HEXVAL) :PUT EDIT(HEXVALT* :  *>(A(4)« A(1)  )  
SK IP:  
N:WV AL :  CALL FETCH*TEMPE,DUEP):  TEMP=TEMPF; CALL TOHEXCTEMP,HEXVAL) 
WEXCTZ» • ;  IF(ROMSW)THEN IF(DUPP>=P0MST6DUPP<=P0MEND) THEN 
HE XF*= •  » •  ;  
I=(FENSW) THEN IF<DUPP=FENCE) THEN HEXCL=*|*» 
OUT =01T(HPXVAL) (A(A) » ;  DUPP=DUP04I;  
IF(CIJPP>ENO» THEN DO; 
I3ovsw=»o*e;  
PUT LIST(« _*)SKIP(2) ;  RETURN; END; 




DCL MACH BINARY FIXED EXTERNAL; 
I=(M&CH=1) THEN PUT LIST(* INTEL 8008 SIMULATION •  
T* FLAGS ARE OOOOSZPCY MPAGE; 
I=(MACH = 2)  THEN PUT L I  ST(•  INTEL 8080 SIMULATION •» 
» FLAGS ARE S Z 0 AC 
1= (MACH=1IMACH=2 )  THEN 
PUT "EDIT 
( •  CLOCK PC INSTRUCTION 
SK iP( 2 ) ; 
I=(MACH = 3)  "^HEN DO ;  PUT 
•  =^LAGS ARC 1 I  H I  N 
OUT FDIT 
( •  CLOCK OC INSTRUCTION 
END; 
I=(MACH = 4)  THEN DO ;  
OUT L L S T (t FAIRCHILD F8 
•  PLAGS ARE 0 0 0 ICB 
PUT EDIT 
( •  CLOCK PC INSTRUCTION 
(A(65))SKIP(2) ;  
END; 
PUT LIST(*_ ' )SKIP;  
END HEADINGS; 
0 p 1 CY MPAGE; 
A 8  C D F 
LIST* '  MOTOROLA 
Z V C)PAGE ;  
FGS SP*)<A(57))  
6800 SIMULATION*• 
8 INDX FGS SP* )<A(47) )SKIP(2)  ;  
SIMULATION 
o v  z  C R Y  •• )  PAGE; 
A P C  1  D C  D C l  FGS I  S A P ' )  
SCRATCH! 5R0CEDUPE; 
DCL TEMP BINARY FIXEDOl) ;  
DCL MACH BINARY =1X50 EXTERNAL;  
DCL OUPP BINARY F iXEDOl) ;  
OCL SCRSW BIT(L)  EXTERNAL $ 
OCL I  BINARY FIXED; 
OCL HEXV&L CMAR(4);  
DCL HEXFT CHAR(2)  OEF HEXVAL POSITIONdl ;  
OCL SCF8(0:63)  BINARY FIXEDO) EXTERNAL :  
I=(- .SC!5SW) THEN RETURN; 
I=(MACH=4) THEN DO; 
PUT LIST{« DUMP OF F8 SCRATCH FOLLOWS:*)  SKIP*2);  
oupp=o; 
N5WR3W: i=o; 
CALL TOHEXCDUPPFHEXVAL);  HEXFT=* • ;  
PUT EDIT(HEXVAL#' :* ) (X(1) ,A(4) ,A(1>)SKIP;  
NEWONE: TFMP=SCF8(DUPP);  CALL TOHEX(TEMP «HEXVAL) ;  HEXFT=* •  
PUT FDIT(  HEXVAL**•* ) (A(4)(AC 1 ) )  ;  DUPP = DUPP+i ;  
IP(0UPP>63) THEN GOTO LAST; 
1 = 1 + 1  ;  IF( I>15)  THEN GOTO NEWROW ;  
GOTO NHWONE; 
LAST:  OUT LIST(« _*)SKIP(2) ;  
END; 
END SCRATCH; 
HFXIN:  PROCEDURE (VALUE,TERMIN «COL);  
/ *  INPUTS HEXIDECIMAL CODED VALUES AS BINARY VALUES * /  
/ *  FOR FIRST CALL COL SHOULD BE >=80 * /  
DCL CARD CHAR(80) EXTERNAL; 
DCL HEXLIS CHAR(20)  INITIAL(•0123456789ABCDEF•;  : . •  )  STATIC 
DCL TERMIN CHAR(1) ;  
DCL VALUE BINARY FIXEDOl) ;  
DCL (COL,TEMP) BINARY FIXED; 
DCL ÎNHIB BIT( l )  EXTERNAL;  
DCL NULSW BIT( l )  EXTERNAL;  
ON ENDFILE BEGIN;  
OUT LIST( '****TEQMINATES LOOKING FOP MORE HEX INPUT*) 
SKip;sTOp; END: 
VALU==0; 
SCAN; c3L=coL+I:  IF( C0L>80) THEN DO; COL=I;  NULSW=*O*B; 
GET EDIT  (CARD) ( A ( S O ) ) :  
PUT EDIT (CARD)(X( 9 )  .  A(80))SKIP;  
END ;  
T = P M I N = S U B S T R ( C A R D . C O L t I ) :  
I=(TN^MIN='  * )  THEN GOTO SCAN; 
TEM3=INDEX(HEXLIS.TERMIN);  
1-(TEMO=0) THEN DO ;  PUT LIST(*  **$* INVALID HEX CHARACTER•#TERMIN) 
SKIP;  S T QO ;  END; 
IC(TFMP=18&^NULSW) THEN DO C0L = 80;  GOTO SCAN ;  END; ELSE NULSW= *1*8;  
I=(TEMD>16) THEN RETURN; 
VALUE=VALUE*16+TEMP-1;  
1=(VALUE>65536) THEN DO ;  
PUT LIST* *****  HEX VALUE > 10000 TOO BIG CAUSES TERMINATION*) 
SKIP;  STOP; END; 
GOTO SCAN; 
END HEX IN;  
TOHEXTPROCEDUPE (VALUE,HEX);  
OCL( VALUE,VALUI ,  REM)BINARY FIXEDOI) ;  
DCL I  BINARY FIXED; 
DCL HIXLIS CHARDÔ) IN ITI  AL (  *  0  1 23456789ABCDF.F * )  STATIC; 
DCL HEX C H A R ( 4 ) ;  
DCL HEXVAL CHAR(4);  
DCL HXCHA(4) CHAR(L) DEF HEXVAL; 
VALU1=VALUE; 
I=(VALU1<0) THEN DO ;  HEXVAL=***#** ;  RETURN: END ;  
DO I  =L TO 4;  
REM=MOD(VALUL,16) ;  VALUL = (VALU1-REM)/ I  6 ;  REM=REM+I;  
HXCHA(5-I )=SUBSTRCHIXLIS,REM, 1)  ;  
ENO; 
HEX=HEXVAL; RETURN ;  
END TQHEX; 
FIFO: PROCEOUPE (  NUMBEP.TOFPOM.VALUE) ;  
OCL INHIB BIT(L)  EXTERNAL; 
DCL FIFS(2,2048) EXTERNAL BINARY FIXED(8) :  
OCL FINU BINARY FIXED EXTERNAL: 
OCL FISW etT( l )  EXTERNAL:  
DCL FIP(2)  BINARY FIXED EXTERNAL:  
OCL FOP*2) BINARY FIXED EXTERNAL: 
DCL NUMBER BINARY FIXED: 
OCL TOFROM BIT( I ) :  
OCL VALUE BINARY FIXED(8):  
DCL TEMP BINARY FIXED: 
F i s w = * i * 8 ;  F I N U = N U M B E R :  
1=(TOFROM) THEN 00 ;F IP(NUMBER)=FIP(NUMBER)•1 ;  TEMP=FIP(NUMBER):  





Ei .SF  DO: F0P(NUMBER)=F0P(NUMBER)+1:  TEMP=FOP (  NUMBER )  :  
IF(TEMP>FIP(NUMBER))  THEN DO: VALUE=0:  
INHI B=* 1 * B :  
PUT LIST(•••••FIFO UNDERFLOWS*.NUMBER)SKIP: RETURN:ENC; 
IF(TFMP>2O40) THEN CO: 
INHI B=* 1*8:  
PUT LIST(•••••FIFO STILL OVERFLOWED BUFFER*.NUMBER)SKIP: 
VALUE=0: PETURN:END: 
VALUE=FIFS(NUMBER.TEMP):  RETURN: END: 
END =IFO: 
ADO: PROCEDURE (AD•AS 1 *AS2•CI.CO.Z.S•P•AC.V):  
/ •  TO USE WITH 08 OR 80 • /  
/ •  FOR ADO CALL WITH A.A,SOURCE ,CI=0.CO=C • /  
/ *  FOR ADC CALL WITH A,A.SOURCE .CI  = C.CO=C • /  
/ •  FOR SUB CALL WITH A,A,(255-SOURCE).CI=1.CO=C • /  
/ •  FOR 588 CALL WITH A.A.(255-SOUPCE).CI=C.CO=C • /  
/ •  FOR CMP CALL WITH DUMMY,A,(255-SOURCE).CI=I .CO=C • /  
OCL (CI ,CO,ZtS»P»AC.V)  BIT( l ) ;  
OCL (AD.A5l .AS2)  BINARY FIXED(8) :  
OCL PAPTAB BIT(256)  EXTERNAL:  
OCL CD BINARY FIXED: 
CD=0:  IF(CI)  THEN CD=i :  
1=(M00(AS2.16)+MOD(AS 1.16)+CD>l  5» THEN AC=*1*B:  
ELSE AC=*0*8:  
C3=ASI+AS2+CD; / *SUM WITH CARRY*/  




1=(CD>127&A«l<128&AS2<12e|CD<12a6ASl>127&AS2>127»THEN V='1 'B;  
ELSE V=*0*B;  
AO=CO: 
I=(AD=0) THEN Z= '1 '8 ;  ELSE Z=*0*B;  
I=(A0>!27)  THEN S=*1*B:  ELSE S=•0•B:  
CD=CD+1:  
D=SU3STR(PAPTAB.CD,1) :  
END ADD; 
LFLAGS: PPOCEOUPE(P.Z.S.P*VALUE):  
/ *  FOR USE WITH 08 OR 80 TO SET FLAGS AFTER LCGICOP * /  
OCL VALUE BINARY FIXEO<8):  
OCL CO BINARY FIXEO: 
OCL (R .Z.S.P)  BIT(1 ) :  
OCL PAPTAB BIT(256)  EXTERNAL:  
R=*0*B;  
I=<VALUE=0) THEN Z=*L*8:  ELSE Z=*0*B:  
IF(VALU=>127)  THEN S=*1*B:  ELSE S='0*B:  
CD=VALUE+1;  
P=SUBSTQ(PARTABtCO,1) :  
END LFLAGS: 
TELIN:  PPOCFOUPECVALUE.PORT);  
OCL IOATA(4096 )  BINARY FIXED(8)  EXTERNAL:  
OCL P0RTI0(32 )  BINARY F iXEOOl)  EXTERNAL:  
DCL oSTART(32 )  BINARY FIXEDOl)  EXTERNAL:  
DCL OEND(0:32 )  BINARY FIXEOOl» EXTERNAL:  
DCL ÎNVAL BINARY FIXED (31)  EXTERNAL:  
DCL IDORT BINARY FIXED(3I)  EXTERNAL:  
DCL(F01#F02)  BINARY FIXEDOl)  EXTERNAL:  
DCL I  BINARY FIXED: 
DCL OORT BINARY FIXED: 
DCL J  BINARY FIXED: 
DCL VALUE BINARY FIXED(8) :  
DCL OORCH CHAR (4) :  
DCL I  NSW 3IT(1)  EXTERNAL: 
DCL FIFOS* BIT( l )  EXTERNAL:  
DCL INHIB 9IT(1)  EXTERNAL:  
IF(FIFOSW)THEN IF(PORT=POI|PORT=FO2) THEN DO: 
IF (P-JPTSFOI )  THEN 1  = 1 :  ELSE 1  = 2 :  CALL F I  FO (  I  ,  • 0 «B t  VALUE » :  
IPORT=PORT: INVAL=VALUE: INSW=*I*B:  
RETURN: END: 
INSWs' l 'B:  IPOPT=PORT: 
CALL TOHEX(IPORT,PORCH):  
DO 1=1 TO 32 :  
1=(PORTID(I  )=- l )  THEN GOTO NOPOR: 
I=(PORTID(I )=PORT) THEN DO: 
IF(PSTART(I)>PEND<I))  THEN DO: 
PUT L IST( ' ****  INPUT PORT*.PORCH.•  L IST EXHAUSTED*)SKIP;  
INHIB=*I*B:  PETURN:END: 
J=PSTART(I ) :VALUE=IDATA(J) : INVAL=VALUE:PSTAPT(I )=PSTART<I)+ l :  
RETUPN:END; 
N3P0R: PUT LIST(*****ACCESS TO NON-DEFINED INPUT PORT LIST*.PORCH) 
SKIP: INHID=*I*B:  RETURN: 
END TEL IN:  
PUSH:PPOCEDUREfPRE.POST.VALUE.STKP):  
DCL LINE BINARY FIXED(31)  EXTERNAL:  
DCL STKP BINARY FIXEDOl) :  
DCL FENCE BINARY FIXEDOl)  EXTERNAL :  
DCL (PRE.POST) BINARY FIXED: 
D C L  V A L U E  B I N A R Y  F " I X E D « 8 ) ;  
OCL FENSW a iT( l )  EXTERNAL :  
STKP=STKP-PPE ;  IF(STKP<0ÏTHEN STKP=65535;  
I = ( M A C H = 2 )  T H E N  
I F < S T K P > = 0 G S T K P < = 6 3 )  T H E N  D O :  
PUT LIST(  •• •STACK INTO AST AREA*)SKIP;  L INE=LINE+: ;  
IF(LINE>112)  THEN DO: CALL HEADINGS; L INE=0;  END; END; 
I F ( F E N S W )  T H E N  D O ;  
1 = ( S T K D < F E N C E + 8 & S T K P > = F E N C E ) T H E N  D O ;  
PUT LIST* •• •STACK PUSH INTO FENCE WARNING ZONEMSKIP;  
L I N 5 = L I N E + I ;  I F ( L I N E > 1 1 2 )  T H E N  D O :  C A L L  H E A D I N G S ;  L I N E = 0 ;  E N D ; E N D ;  
1F(STKP<FFNCE) THEN DO ;  PUT LIST 
( , ****STACK PUSH TO BELOW FENCE")  SKIP;  INHIB='1*B;  END; 
END; 
CALL STORE*VALUE,STKP);  
STKO=STKP-POST; IF<STKP<0) THEN STKP=65535;  
E N D  PUSH ;  
POP: DPaC=DURE(PRE,POST,VALUE,STKP);  M 
DCL LINE BINARY FIXED*31)  EXTERNAL;  ë  
OCL (PRE,POST) BINARY FIXED; 
OCL VALUE BINARY FIXED(8) ;  
OCL STKP BINARY FIXED(31) ;  
STKP=STKP+PRE; IF(STKP>65535)  THEN STKP=0;  
I = ( M A C H = 2 )  T H E N  
I F ( S T K P > = 0 & S T K P < = 6 3 )  T H E N  D O :  
PUT L I S T ( • • • S T A C K  F R O M  P S T  A R E A « ) S K I P ;  L I N E = L I N E + I ;  
IF(LINE>112)  THEN DO ;  CALL HEADINGS; L INE=0;  EN0;END; 
C A L L  F E T C H C V A L U E , S T K P ) ;  
STKP=STKP+POST; IF(STKP>65535)  THEN STKP=0;  
END POP; 
D N K :  PROCEDURE ( D E L , I S A R ) ;  
DCL(OEL, ISAR) BINARY FIXED; 
DCL TEMP BINARY FIXED ;  
T = M P = M O O ( I S A R . M ) ;  
ISAR=ISAR-TEMP; 
T = M P = T R M P + D E L ;  I F < T E M P < 0 ) T H E N  T E M P = 7 ;  T E M P = M O D ( T E M P , 8 ) ;  
1 S A R = I S A R + T E M P ;  
RETURN ;  
E N D  D N < ;  
D E C I N :  P R O C E D U R E * V A L U E , T E R M I N , C O L ) :  
• • I N P U T S  D E C I M A L  C O D E D  V A L U E S  T O  B I N A R Y  I N T E G E R S * /  
O C L  C A R D  C H A R C 8 0 )  E X T E R N A L :  
D C L  D E C L I S  C H A R ( 1 4 )  I N I T I A L * ' 0 1 2 3 4 5 6 7 8 9 , : : . * )  S T A T I C :  
D C L  T E R M I N  C H A R ( 1 ) :  
O C L  V A L U E  B I N A R Y  F I X E O O L ) ;  
D C L  ( C O L , T E M P )  B I N A R Y  F I X E D :  
O C L  I N H I A  B I T ( L )  E X T E R N A L :  
D C L  N U L S *  B I T ( L )  E X T E R N A L :  
O N  5 N D = I L E  B E G I N ;  
P U T  L I S T C *  • • • • T E R M I N A T E S  L O O K I N G  F O P  M O R E  D E C I M A L  I N P U T *  
S K I P ; S T 0 P ;  E N D ;  
V A L U E = 0 :  
SCAND: coL=coL+ I ;  I F ( C 0 L > 8 0 )  THEN DO :  COL= I :  NULSW= * O * B :  
G E T  E D I T ( C A R 0 ) < A ( 8 0 ) ) ;  
P U T  E D I T ( C A R O ) ( X ( 9 ) , A ( 8 0 ) )  S K I P :  E N D :  
T = R M I N = S U B S T R ( C A R D , C O L , 1 ) :  
I F ( T E R M I N = *  • )  T H E N  G O T O  S C A N D :  
T E M P = I N D E X ( O E C L L S , T E R M I N ) :  
I = ( T E M O  =  0 )  T H E N  D O  :  P U T  L I S T < *  • • • • I N V A L I D  D E C I M A L  C H A R A C T E R  
• T E R M I N )  S K I P :  S T O P :  E N D :  
I F ( T E M O = 1 2 & ^ N U L S W )  T H E N  D O :  C O L = 8 0 ;  G O T O  S C A N D :  E N D :  
E L S E  N U L S W = * 1 * B :  
I F ( T E M P > 1 0 )  T H E N  R E T U R N ;  
V A L U E = V A L U E * 1 0 + T E M P - L :  
G O T O  S C A N D :  
E N D  D E C  I N ;  
E N D  MPBSIM ;  
